IP Library Granted Patent US 8,642,382
Granted Patent B2
US 8,642,382 · App. 13/164,114 · Granted Feb 4, 2014

Integrated circuit packaging system with support structure and method of manufacture thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,642,382
App. No.
13/164,114
Granted
Feb 4, 2014
Kind
B2
Abstract

A method of manufacture of an integrated circuit packaging system includes: forming a mountable assembly includes: forming an integrated circuit device having a non-horizontal device side, an active device side, and a passive device side, providing a first integrated circuit die having an active side, a passive side, and an internal interconnect on the active side, applying a die attach adhesive on the passive side, attaching the passive side to the passive device side with the die attach adhesive, and applying an underfill on the passive device side and the internal interconnect, the underfill having a non-horizontal underfill side coplanar with the non-horizontal device side; and mounting on a substrate the mountable assembly.

Claims (38)

1. A method of manufacturing an integrated circuit package comprising:

forming a mountable assembly including:

forming an integrated circuit device having a non-horizontal device side, an active device side, and a passive device side,

providing a first integrated circuit die having an active side, a passive side, and an internal interconnect on the active side,

applying a die attach adhesive on the passive side,

attaching the passive side to the passive device side with the die attach adhesive,

applying an underfill on the passive device side and the internal interconnect, the underfill having a non-horizontal underfill side, and

forming a non-horizontal planar edge by singulating the mountable assembly such that the non-horizontal underfill side is coplanar with the non-horizontal device side; and

mounting the mountable assembly on a substrate.

2. The method as claimed in claim 1 further comprising:

attaching a top interconnect between the mountable assembly and the substrate;

forming a package encapsulation on the mountable assembly and the substrate; and

applying an external interconnect to the substrate.

3. The method as claimed in claim 1 wherein forming the mountable assembly includes exposing the internal interconnect from the underfill.

4. A method of manufacturing an integrated circuit package comprising:

forming a mountable assembly including:

forming an integrated circuit device having a non-horizontal device side, an active device side, and a passive device side,

providing a first integrated circuit die having an active side, a passive side, and having internal interconnects on the active side,

applying a die attach adhesive on the passive side,

attaching the passive side to the passive device side with the die attach adhesive,

applying an underfill on the passive device side and the internal interconnects leaving the internal interconnects exposed on the bottom of the mountable assembly, the underfill having a non-horizontal underfill side, and

forming a non-horizontal planar edge by singulating the mountable assembly such that the non-horizontal underfill side is coplanar with the non-horizontal device side;

mounting the mountable assembly on a substrate;

attaching a top interconnect between the mountable assembly and the substrate;

forming a package encapsulation on the mountable assembly and the substrate; and

applying an external interconnect to the substrate.

5. The method as claimed in claim 4 wherein forming the integrated circuit device includes:

providing a top substrate;

mounting a package integrated circuit die on the top substrate; and

forming a device encapsulation on the package integrated circuit die and the top substrate.

6. The method as claimed in claim 4 wherein forming the integrated circuit device includes:

forming a lead pad and leads;

attaching a package integrated circuit die to the lead pad and leads; and

forming a device encapsulation on the package integrated circuit die, the lead pad, and the leads.

7. The method as claimed in claim 4 wherein forming the mountable assembly includes mounting a sensor device between the internal interconnects.

8. The method as claimed in claim 4 wherein mounting the mountable assembly on the substrate includes:

forming a mounting cavity in the substrate; and

removing the underfill from the periphery of the mountable assembly to conform to the mounting cavity.

Assignments (5)
CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECT THE SPELLING OF ASSIGNEE'S NAME FROM "STATS CHIPPAC PTE. LTE>" TO "STATS CHIPPAC PTE. LTD" PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0219. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 1, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064803/0300 →
RELEASE OF SECURITY INTEREST Recorded Jun 5, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052850/0237 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0219 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 1, 2011
From: KUAN, HEAP HOE; PAGAILA, REZA ARGENTY; HUANG, RUI
To: STATS CHIPPAC LTD.
Reel/Frame 026536/0679 →