IP Library Granted Patent US 8,970,044
Granted Patent B2
US 8,970,044 · App. 13/167,631 · Granted Mar 3, 2015

Integrated circuit packaging system with vertical interconnects and method of manufacture thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,970,044
App. No.
13/167,631
Granted
Mar 3, 2015
Kind
B2
Abstract

A method of manufacture of an integrated circuit packaging system includes: providing a substrate; mounting an integrated circuit over the substrate; forming an encapsulation over the integrated circuit, the encapsulation having an encapsulation interior sidewall; forming a peripheral non-horizontal conductive plate directly on the encapsulation interior sidewall; and forming a peripheral vertical conductor directly on the peripheral non-horizontal conductive plate and the substrate.

Claims (50)

1. A method of manufacture of an integrated circuit packaging system comprising:

providing a substrate;

mounting an integrated circuit over the substrate;

forming an encapsulation over the integrated circuit, the encapsulation having an encapsulation interior sidewall;

attaching a heat slug to the integrated circuit;

forming an interior non-vertical conductive plate coplanar with the heat slug, surrounding the heat slug, and above the integrated circuit;

forming a peripheral non-horizontal conductive plate directly on the encapsulation interior sidewall;

forming a peripheral vertical conductor directly on the peripheral non-horizontal conductive plate and the substrate; and

forming an interior vertical conductor away from the peripheral vertical conductor and between the peripheral vertical conductor and the integrated circuit.

2. The method as claimed in claim 1 wherein forming the peripheral non-horizontal conductive plate includes forming the peripheral non-horizontal conductive plate coplanar with an encapsulation top side of the encapsulation.

3. The method as claimed in claim 1 further comprising forming an interior non-horizontal conductive plate adjacent the peripheral non-horizontal conductive plate.

4. The method as claimed in claim 1 wherein forming the peripheral vertical conductor includes forming the peripheral vertical conductor directly on a substrate bottom side of the substrate.

5. The method as claimed in claim 1 further comprising forming a second peripheral vertical conductor directly on the substrate with the integrated circuit between the second peripheral vertical conductor and the peripheral vertical conductor.

6. A method of manufacture of an integrated circuit packaging system comprising:

providing a substrate;

mounting an integrated circuit over the substrate;

forming an encapsulation over the integrated circuit, the encapsulation having an encapsulation hole horizontally bounded by an encapsulation interior sidewall;

attaching a heat slug to the integrated circuit;

forming an interior non-vertical conductive plate coplanar with the heat slug, surrounding the heat slug, and above the integrated circuit;

forming a peripheral non-horizontal conductive plate within the encapsulation hole and directly on the encapsulation interior sidewall;

forming a peripheral vertical conductor directly on the peripheral non-horizontal conductive plate and the substrate; and

forming an interior vertical conductor away from the peripheral vertical conductor and between the peripheral vertical conductor and the integrated circuit.

7. The method as claimed in claim 6 wherein forming the peripheral vertical conductor includes forming the peripheral vertical conductor coplanar with the peripheral non-horizontal conductive plate and an encapsulation top side of the encapsulation.

8. The method as claimed in claim 6 further comprising forming an interior non-horizontal conductive plate adjacent the peripheral non-horizontal conductive plate and the integrated circuit.

9. The method as claimed in claim 6 wherein:

forming the interior vertical conductor includes forming the interior vertical conductor directly on a substrate bottom side of the substrate; and

forming the peripheral vertical conductor includes forming the peripheral vertical conductor directly on the substrate bottom side and adjacent the interior vertical conductor.

10. The method as claimed in claim 6 further comprising forming a second peripheral vertical conductor directly on a substrate top side of the substrate with the integrated circuit between the second peripheral vertical conductor and the peripheral vertical conductor.

11. An integrated circuit packaging system comprising:

a substrate;

an integrated circuit over the substrate;

an encapsulation over the integrated circuit, the encapsulation having an encapsulation interior sidewall;

a heat slug attached to the integrated circuit;

an interior non-vertical conductive plate coplanar with the heat slug, surrounding the heat slug, and above the integrated circuit;

a peripheral non-horizontal conductive plate directly on the encapsulation interior sidewall;

a peripheral vertical conductor directly on the peripheral non-horizontal conductive plate and the substrate; and

an interior vertical conductor away from the peripheral vertical conductor and between the peripheral vertical conductor and the integrated circuit.

12. The system as claimed in claim 11 wherein the peripheral non-horizontal conductive plate is coplanar with an encapsulation top side of the encapsulation.

13. The system as claimed in claim 11 further comprising an interior non-horizontal conductive plate adjacent the peripheral non-horizontal conductive plate.

14. The system as claimed in claim 11 wherein the peripheral vertical conductor is directly on a substrate bottom side of the substrate.

15. The system as claimed in claim 11 further comprising a second peripheral vertical conductor directly on the substrate with the integrated circuit between the second peripheral vertical conductor and the peripheral vertical conductor.

16. The system as claimed in claim 11 wherein:

the encapsulation includes an encapsulation hole horizontally bounded by the encapsulation interior sidewall; and

the peripheral non-horizontal conductive plate is within the encapsulation hole.

17. The system as claimed in claim 16 wherein the peripheral vertical conductor is coplanar with the peripheral non-horizontal conductive plate and an encapsulation top side of the encapsulation.

18. The system as claimed in claim 16 further comprising an interior non-horizontal conductive plate adjacent the peripheral non-horizontal conductive plate and the integrated circuit.

19. The system as claimed in claim 16 wherein:

the interior vertical conductor is directly on a substrate bottom side of the substrate; and

the peripheral vertical conductor is directly on the substrate bottom side and adjacent the interior vertical conductor.

20. The system as claimed in claim 16 further comprising a second peripheral vertical conductor directly on a substrate top side of the substrate with the integrated circuit between the second peripheral vertical conductor and the peripheral vertical conductor.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2025
From: STATS CHIPPAC PTE. LTD.
To: STATS CHIPPAC MANAGEMENT PTE. LTD.
Reel/Frame 072788/0917 →
CORRECTIVE ASSIGNMENT TO CORRECT THE RECEIVING PARTY NAME ON THE COVER SHEET PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0145. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 5, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064806/0001 →
RELEASE OF SECURITY INTEREST Recorded Jun 4, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052844/0491 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0145 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 29, 2011
From: CHOI, A LEAM; PARK, DONGSAM; LEE, YONGDUK
To: STATS CHIPPAC LTD.
Reel/Frame 026524/0251 →