IP Library Granted Patent US 8,466,504
Granted Patent B2
US 8,466,504 · App. 13/231,968 · Granted Jun 18, 2013

DRAM with dopant stop layer and method of fabricating the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,466,504
App. No.
13/231,968
Granted
Jun 18, 2013
Kind
B2
Abstract

A DRAM with dopant stop layer includes a substrate, a trench-type transistor and a capacitor electrically connected to the trench-type transistor. The trench-type transistor includes a gate structure embedded in the substrate. A source doping region and a drain doping region are disposed in the substrate at two sides of the gate structure. A boron doping region is disposed under the source doping region. A dopant stop layer is disposed within the boron doping region or below the boron doping region. The dopant stop layer includes a dopant selected from the group consisting of C, Si, Ge, Sn, Cl, F and Br.

Claims (10)

1. A DRAM with a dopant stop layer, comprising:

a substrate; and

a trench-type transistor disposed on said substrate, said trench-type transistor comprising:

a gate structure embedded in said substrate;

a source doping region disposed in said substrate and at a first side of said gate structure;

a drain doping region disposed in said substrate and at a second side of said gate structure;

a boron doping region disposed in said substrate and under said source doping region;

a capacitor electrically connected to said drain doping region; and

a dopant stop layer disposed in said substrate and under said boron doping region, wherein said dopant stop layer comprises a dopant selected from the group consisting of C, Si, Ge, Sn, Cl, F and Br.

2. The DRAM with a dopant stop layer of claim 1 , wherein said dopant stop layer is in contact with said boron doping region.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050695/0825 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 27, 2017
From: INOTERA MEMORIES, INC.
To: MICRON TECHNOLOGY, INC.
Reel/Frame 041820/0815 →
SUPPLEMENT NO. 3 TO PATENT SECURITY AGREEMENT Recorded Feb 10, 2017
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041675/0105 →