IP Library Granted Patent US 8,716,716
Granted Patent B2
US 8,716,716 · App. 13/334,742 · Granted May 6, 2014

Method and system for junction termination in GaN materials using conductivity modulation

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,716,716
App. No.
13/334,742
Granted
May 6, 2014
Kind
B2
Abstract

A semiconductor structure includes a GaN substrate having a first surface and a second surface opposing the first surface. The GaN substrate is characterized by a first conductivity type and a first dopant concentration. The semiconductor structure also includes a first GaN epitaxial layer of the first conductivity type coupled to the second surface of the GaN substrate and a second GaN epitaxial layer of a second conductivity type coupled to the first GaN epitaxial layer. The second GaN epitaxial layer includes an active device region, a first junction termination region characterized by an implantation region having a first implantation profile, and a second junction termination region characterized by an implantation region having a second implantation profile.

Claims (20)

1. A semiconductor structure comprising:

a GaN substrate having a first surface and a second surface opposing the first surface, wherein the GaN substrate is characterized by a first conductivity type and a first dopant concentration;

a first GaN epitaxial layer of the first conductivity type coupled to the second surface of the GaN substrate; and

a second GaN epitaxial layer of a second conductivity type coupled to the first GaN epitaxial layer, wherein the second GaN epitaxial layer comprises:

an active device region;

a first junction termination region in contact with the active device region of the second GaN epitaxial layer, characterized by an implantation region having a first implantation profile; and

a second junction termination region in contact with the first junction termination region of the second GaN epitaxial layer, characterized by an implantation region having a second implantation profile.

2. The semiconductor structure of claim 1 further comprising a metallic structure electrically coupled to the first surface of the GaN substrate.

3. The semiconductor structure of claim 1 further comprising a Schottky contact electrically coupled to the active device region.

4. The semiconductor structure of claim 3 wherein the active device region further comprises:

an exposed portion of the first GaN epitaxial layer; and

a Schottky contact electrically coupled to the exposed portion of the first GaN epitaxial layer.

5. The semiconductor structure of claim 3 further comprising:

a metallic field plate coupled to the Schottky contact and extending laterally over at least a portion of the first junction termination region; and

a dielectric layer electrically isolating the first junction termination region from the metallic field plate.

6. The semiconductor structure of claim 1 wherein the active device region includes at least a portion of a PN diode, the PN diode comprising at least a portion of the first GaN epitaxial layer and at least a portion of the second GaN epitaxial layer.

7. The semiconductor structure of claim 1 wherein the active device region includes one or more elements of a JFET.

8. The semiconductor structure of claim 1 wherein the active device region includes at least a portion of a vertical Schottky diode.

9. The semiconductor structure of claim 1 wherein the first junction termination region circumscribes the active device region.

10. The semiconductor structure of claim 9 wherein the second junction termination region circumscribes the first junction termination region.

Assignments (13)
CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNOR NAME PREVIOUSLY RECORDED AT REEL: 66783 FRAME: 161. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Apr 24, 2024
From: NEXGEN (ASSIGNMENT FOR THE BENEFIT OF CREDITORS), LLC
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 067217/0886 →
NUNC PRO TUNC ASSIGNMENT Recorded Apr 24, 2024
From: NEXGEN POWER SYSTEMS, INC.
To: NEXGEN (ASSIGNMENT FOR THE BENEFIT OF CREDITORS), LLC
Reel/Frame 067852/0662 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 19, 2024
From: NEXGEN POWER SYSTEMS, INC.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 067172/0711 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 11, 2024
From: NEXGEN POWER SYSTEMS, INC.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 066783/0161 →
RELEASE OF SECURITY INTEREST Recorded Jul 26, 2021
From: SOUTH LAKE ONE LLC
To: NEXGEN POWER SYSTEMS, INC.
Reel/Frame 056973/0477 →
SECURITY INTEREST Recorded Oct 23, 2020
From: NEXGEN POWER SYSTEMS, INC.
To: SOUTH LAKE ONE LLC
Reel/Frame 054244/0822 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 18, 2018
From: AVOGY, INC.
To: AVOGY (ABC), LLC
Reel/Frame 047951/0967 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR FROM AVOGY, INC. TO AVOGY (ABC), LLC PREVIOUSLY RECORDED ON REEL 045229 FRAME 0547. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Dec 13, 2018
From: AVOGY (ABC), LLC
To: NEXGEN POWER SYSTEMS, INC.
Reel/Frame 047827/0774 →
RELEASE OF SECURITY INTEREST Recorded Feb 13, 2018
From: SILICON VALLEY BANK
To: AVOGY, INC.
Reel/Frame 045317/0963 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 2, 2018
From: AVOGY, INC.
To: NEXGEN POWER SYSTEMS, INC.
Reel/Frame 045229/0547 →
SECURITY INTEREST Recorded Apr 1, 2014
From: AVOGY, INC.
To: SILICON VALLEY BANK
Reel/Frame 032611/0010 →
CHANGE OF NAME Recorded Jul 17, 2012
From: EPOWERSOFT, INC.
To: AVOGY, INC.
Reel/Frame 028583/0134 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 22, 2011
From: NIE, HUI; EDWARDS, ANDREW P.; DISNEY, DONALD R.; BROWN, RICHARD J.; KIZILYALLI, ISIK C.
To: EPOWERSOFT, INC.
Reel/Frame 027438/0510 →