IP Library Granted Patent US 8,951,904
Granted Patent B2
US 8,951,904 · App. 13/456,145 · Granted Feb 10, 2015

Integrated circuit package system with post-passivation interconnection and integration

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,951,904
App. No.
13/456,145
Granted
Feb 10, 2015
Kind
B2
Abstract

An integrated circuit package system including: providing an integrated circuit die, forming a first layer over the integrated circuit die, forming a bridge on and in the first layer, forming a second layer on the first layer, and forming bump pads on and in the second layer, the bump pads connected to ends of the bridge.

Claims (33)

1. A method of manufacturing an integrated circuit package system comprising:

providing an integrated circuit die with a bond pad;

forming a first layer over the integrated circuit die, the first layer on and over portions of the bond pad;

forming a bridge directly on the first layer;

forming a second layer on the first layer;

forming a redistribution layer between the bond pad and the bridge, wherein the redistribution layer is formed completely over the second layer contacting the bridge;

forming a bump pad remote from the redistribution layer and in contact with the bridge and directly on and in the second layer, wherein one terminal end of the bridge contacts the bump pad and the opposite terminal end of the bridge contacts the redistribution layer; and

forming a third layer directly on the second layer, the third layer between the bump pad and the bridge, the third layer between the bump pad and the redistribution layer, and the third layer having an opening for exposing the bump pad.

2. The method as claimed in claim 1 wherein:

providing the integrated circuit die includes providing the integrated circuit die with adjacent bond pads; and

forming the bridge includes integrating the adjacent bond pads.

3. The method as claimed in claim 1 wherein:

providing the integrated circuit die provides the integrated circuit die with integral adjacent bond pads; and

forming the bump pads forms the bump pads individually connected to the integral adjacent bond pads.

4. The method as claimed in claim 1 wherein:

forming the bump pads includes forming a bump pad; and

connecting an interconnect to the bump pad.

5. An integrated circuit package system comprising:

an integrated circuit die with a bond pad;

a first layer over the integrated circuit die, the first layer on and over portions of the bond pad;

a second layer on the first layer;

a bridge in contact with a redistribution layer, the bridge directly on the first layer, and wherein the redistribution layer is formed completely over the second layer between the bond pad and the bridge;

a bump pad remote from the redistribution layer and in contact with the bridge and directly on and in the second layer, wherein one terminal end of the bridge contacts the bump pad and the opposite terminal end of the bridge contacts the redistribution layer; and

foaming a third layer directly on the second layer, the third layer between the bump pad and the bridge, the third layer between the bump pad and the redistribution layer, and the third layer having an opening for exposing the bump pad.

6. The system as claimed in claim 5 wherein:

the integrated circuit die has adjacent bond pads; and

the bridge is connected to the adjacent bond pads.

7. The system as claimed in claim 5 wherein:

the integrated circuit die has integral adjacent bond pads; and

the bump pads are individually connected to ends of the integral adjacent bond pads.

8. The system as claimed in claim 5 wherein:

the bump pads include a bump pad; and

an interconnect is connected to the bump pad.

Assignments (5)
CORRECTIVE ASSIGNMENT TO CORRECT THE RECEIVING PARTY NAME ON THE COVER SHEET PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0145. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 5, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 18, 2019
From: STATS CHIPPAC PTE. LTD.
To: JCET SEMICONDUCTOR (SHAOXING) CO., LTD.
Reel/Frame 051365/0680 →
RELEASE OF SECURITY INTEREST Recorded Dec 13, 2019
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 051285/0318 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0145 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →