IP Library Granted Patent US 9,213,397
Granted Patent B2
US 9,213,397 · App. 13/788,366 · Granted Dec 15, 2015

Changing power modes of a microcontroller system

Inventors: Sebastien Jouin (La Chapelle-Launay, FR); Romain Oddoart (Petit-Mars, FR); Patrice Menard (Saint-Mars-du-Desert, FR); Mickael Le Dily (Carquefou, FR); Thierry Gourbilleau (Le Loroux-Bottereau, FR)
Assignee: Atmel Corporation
G06F1/3243G06F1/3296Y02B60/1239Y02B60/1285
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,213,397
App. No.
13/788,366
Granted
Dec 15, 2015
Kind
B2
Abstract

A microcontroller system can operate in a number of power modes. In response to changing from a previous mode to a present mode, the microcontroller system reads a present calibration value correspond to the present mode from system configuration storage and write the present calibration value to a configuration register for a component. A logic block for the component reads the present calibration value and calibrates the component.

Claims (63)

1. A microcontroller configured to operate in a primary power mode using a primary supply voltage and a secondary power mode using a secondary supply voltage, the microcontroller being configured to operate in first and second sub-modes of each power mode, the microcontroller comprising:

a first configuration storage register configured to store a calibration value;

a first component configured to read the calibration value and calibrate, according to the calibration value, for running in a first operation state or a second operation state, the first component configured to run in the first operation state or the second operation state based on whether the microcontroller is operating in the first or second sub-mode or based on whether the microcontroller is operating in the primary or secondary power mode; and

system configuration storage storing, for each of a plurality of components including the first component, a mode specific calibration value for each of the first and second sub-modes for each of the primary and secondary power modes of the microcontroller;

wherein the microcontroller is configured to, in response to changing from a previous mode to a present mode, read a present calibration value associated with the first component and corresponding to the present mode from the system configuration storage and write the present calibration value to the first configuration storage register, and wherein the first component is configured to read the present calibration value from the first configuration storage register and calibrate, according to the present calibration value, for running in the first operation state or the second operation state based on the present mode of the microcontroller.

2. The microcontroller of claim 1 , further comprising flash memory, wherein the system configuration storage is a portion of the flash memory dedicated to storing the calibration values for each of the first and second sub-modes for each of the primary and secondary power modes.

3. The microcontroller of claim 2 , wherein the first component is a flash memory controller coupled to the flash memory and configured to read the calibration value from the configuration storage register and, depending on the calibration value, calibrate to adjust a flash memory bias voltage for the flash memory.

4. The microcontroller of claim 3 , further comprising:

a second configuration storage register configured to store a second calibration value;

a third configuration storage register configured to store a third calibration value;

a voltage regulator component configured to read the second calibration value and calibrate, according to the second calibration value, the voltage regulator component for running in a first operation state or a second operation state, the voltage regulator component configured to run in the first operation state or the second operation state based on the whether the microcontroller is in the primary power mode or the secondary power mode;

a reference voltage component configured to read the third calibration value and enable, according to the third calibration value, the reference voltage component, the reference voltage component configured to run in a first operation state or a second operation state based on whether the microcontroller is operating in the first or second sub-mode;

wherein the microcontroller is configured to, in response to changing from the previous power mode to the present power mode, read a second present calibration value corresponding to the present power mode from the system configuration storage and write the second present calibration value to the second configuration storage register; and

wherein the microcontroller is configured to, in response to changing from a previous sub-mode to a present sub-mode, read the third calibration value corresponding to the present power mode from the system configuration storage and write the third present calibration value to the third configuration storage register.

5. The microcontroller of claim 4 , wherein the voltage regulator is configured to adjust the voltage regulation setting by calibrating a trim value according to the second calibration value, and wherein the reference voltage component is a bandgap reference.

6. The microcontroller of claim 4 , wherein:

the voltage regulator is configured to operate in the first operation state during the primary power mode, and the voltage regulator is configured to operate in the second operation state during the secondary power mode;

the flash memory controller is configured to operate in a first operation state during the primary power mode, and the flash memory controller is configured to operate in the second operation state during secondary power mode; and

the reference voltage component is configured to operate during the first sub-mode and to turn off during the second sub-mode.

7. The microcontroller of claim 1 , wherein:

the microcontroller is configured to enable changing sub-modes while in the primary and secondary power modes;

the microcontroller is configured to enable changing power modes while operating in the first sub-mode; and

the microcontroller is configured to disable changing power modes while operating in the second sub-mode.

8. The microcontroller of claim 1 , further comprising a user interface, the microcontroller configured to receive a user value through the user interface, the microcontroller also configured to store the user value into the first configuration storage register.

9. A method performed by a microcontroller, the method comprising:

operating in a primary power mode using a primary supply voltage;

changing operation from the primary power mode to a secondary power mode using a secondary supply voltage lower than the primary supply voltage;

operating in a first sub-mode of the secondary power mode; and

changing operation from the first sub-mode to a second sub-mode of the secondary power mode, including:

selecting, from among a plurality of calibration values stored in a memory, a first calibration value for the second-mode or the secondary power mode or both, the first calibration value being associated with a first component in the microcontroller, the memory storing, for each of a plurality of components including the first component, a mode specification calibration value for each of the first and second sub-modes for each of the primary and secondary power modes of the microcontroller;

storing the first calibration value into a first register for the first component; and

calibrating the first component according to the stored first calibration value for running in a first operation state or a second operation state based on the second sub-mode of the secondary power mode of the microcontroller;

wherein the first component is configured to run in the first operation state or the second operation state based on whether the microcontroller is operating in the first or second sub-mode or whether the microcontroller is operating in the primary or secondary power mode.

10. The method of claim 9 , further comprising:

powering the first component with the primary supply voltage to operate the first component in a first operation state; and

powering the first component with the secondary supply voltage to operate the first component in a second operation state.

11. The method of claim 9 , further comprising: enabling operation of a reference voltage component when the microcontroller operates in the first sub-mode; and disabling operation of a reference voltage component when the microcontroller operates in the second sub-mode.

12. The method of claim 9 , wherein:

the first component is a flash memory controller configured to adjust a bias voltage in a flash memory;

the microcontroller comprises a voltage regulator component configured to calibrate a voltage regulator circuit; and

the microcontroller comprises a reference voltage component configured to enable and disable a reference voltage circuit.

13. The method of claim 12 , wherein changing operation from the first sub-mode to the second sub-mode further comprises:

selecting, from among the plurality of calibration values stored in the memory, a second calibration value for storage in a second register; and

selecting, from among the plurality of calibration values stored in the memory, a third calibration value for storage in a third register;

calibrating the voltage regulator component to adjust the bias setting according to the second calibration value; and

enabling or disabling the reference voltage component according to the third calibration value.

14. The method of claim 13 , wherein:

the first calibration value is selected based on whether the microcontroller is in the primary power mode or the secondary power mode;

the second calibration value is selected based on whether the microcontroller is in the primary power mode or the secondary power mode; and

the third calibration value is selected based on whether the microcontroller is in the first sub-mode or the second sub-mode.

15. The method of claim 13 , further comprising: receiving one or more user values; and storing one or more of the user values into at least one of the first, second, and third registers.

16. The method of claim 9 , where the microcontroller is configured to:

change sub-modes while operating in the primary power mode;

change sub-modes while operating in the secondary power mode; and

change power modes while operating in either of the run sub-modes; and

disable changing power modes while operating in either of the sleep sub-modes.

17. A microcontroller comprising:

a plurality of components each including respective configuration registers;

a system configuration storage configured to store power mode specific calibration data for each of the plurality of components; and

a power manager configured to, in response to a power mode change, read one or more calibration data from the system configuration storage and write the one or more calibration data into one or more configuration registers of the plurality of components, wherein, upon in response to the writing of the one or more calibration data into the one or more configuration registers, one or more components of the plurality of components corresponding to the one or more configuration registers are calibrated according to the one or more calibration data; wherein

the microcontroller is configured to operate in a primary power mode using a primary supply voltage and a secondary power mode using a secondary supply voltage and operate in first and second sub-modes of each power mode; wherein

the system configuration storage is configured to store, for each of the plurality of components, a mode specific calibration value for each of the first and second sub-modes for each of the primary and secondary power modes.

18. The microcontroller of claim 17 , wherein each of the plurality of components is configured to read a calibration value in the respective configuration register and calibrate, according to the calibration value, for running in a first operation state or a second operation state, the component configured to run in the first operation state or the second operation state based on whether the microcontroller is operating in the first or second sub-mode or based on whether the microcontroller is operating in the primary or secondary power mode.

Assignments (18)
RELEASE OF SECURITY INTEREST Recorded Mar 14, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 060894/0437 →
RELEASE OF SECURITY INTEREST Recorded Mar 11, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059363/0001 →
RELEASE OF SECURITY INTEREST Recorded Mar 10, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059863/0400 →
RELEASE OF SECURITY INTEREST Recorded Mar 9, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059358/0001 →
RELEASE OF SECURITY INTEREST Recorded Feb 28, 2022
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: ATMEL CORPORATION
Reel/Frame 059262/0105 →
RELEASE OF SECURITY INTEREST Recorded Feb 25, 2022
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059333/0222 →
SECURITY INTEREST Recorded Jun 4, 2021
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 057935/0474 →
SECURITY INTEREST Recorded Dec 24, 2020
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 055671/0612 →
SECURITY INTEREST Recorded Jun 5, 2020
From: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 053468/0705 →
RELEASE OF SECURITY INTEREST Recorded May 30, 2020
From: JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT
To: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 053466/0011 →
SECURITY INTEREST Recorded Apr 24, 2020
From: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 053311/0305 →
SECURITY INTEREST Recorded Sep 18, 2018
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 047103/0206 →
SECURITY INTEREST Recorded Jun 25, 2018
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 046426/0001 →
SECURITY INTEREST Recorded Feb 10, 2017
From: ATMEL CORPORATION
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 041715/0747 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT COLLATERAL Recorded Apr 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: ATMEL CORPORATION
Reel/Frame 038376/0001 →
PATENT SECURITY AGREEMENT Recorded Jan 3, 2014
From: ATMEL CORPORATION
To: MORGAN STANLEY SENIOR FUNDING, INC. AS ADMINISTRATIVE AGENT
Reel/Frame 031912/0173 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 15, 2013
From: JOUIN, SEBASTIEN; ODDOART, ROMAIN; MENARD, PATRICE; DILY, MICKAEL LE; GOURBILLEAU, THIERRY
To: ATMEL NANTES S.A.S.
Reel/Frame 030422/0539 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 9, 2013
From: ATMEL NANTES S.A.S.
To: ATMEL CORPORATION
Reel/Frame 030181/0767 →
Continuity (2)
Provisional Application 61703979 · Sep 21, 2012
Related Publication 20140089707A1 · Mar 27, 2014