IP Library Granted Patent US 9,559,039
Granted Patent B2
US 9,559,039 · App. 13/800,807 · Granted Jan 31, 2017

Semiconductor device and method of using substrate having base and conductive posts to form vertical interconnect structure in embedded die package

Inventors: Il Kwon Shim (Singapore, SG); Jun Mo Koo (Singapore, SG); Pandi C. Marimuthu (Singapore, SG); Yaojian Lin (Singapore, SG); See Chian Lim (Singapore, SG)
Assignee: STATS ChipPAC Pte. Ltd.
H01L23/481H01L21/486H01L23/49816H01L23/5389H01L24/19H01L24/96H01L24/97H01L25/105H01L25/50H01L21/568H01L23/3171H01L23/3192H01L24/11H01L24/13H01L24/32H01L24/48H01L24/73H01L2224/0401H01L2224/04042H01L2224/04105H01L2224/1132H01L2224/1145H01L2224/11334H01L2224/11462H01L2224/11464H01L2224/11849H01L2224/11901H01L2224/12105H01L2224/13111H01L2224/13113H01L2224/13116H01L2224/13124H01L2224/13139H01L2224/13144H01L2224/13147H01L2224/13155H01L2224/32145H01L2224/32225H01L2224/48091H01L2224/48227H01L2224/73265H01L2224/73267H01L2224/9222H01L2224/94H01L2224/97H01L2225/0651H01L2225/06568H01L2225/1035H01L2225/1058H01L2924/01322H01L2924/12041H01L2924/12042H01L2924/1306H01L2924/13091H01L2924/15311H01L2924/181H01L2924/18162
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,559,039
App. No.
13/800,807
Granted
Jan 31, 2017
Kind
B2
Abstract

A semiconductor device has a substrate including a base and a plurality of conductive posts extending from the base. The substrate can be a wafer-shape, panel, or singulated form. The conductive posts can have a circular, rectangular, tapered, or narrowing intermediate shape. A semiconductor die is disposed through an opening in the base between the conductive posts. The semiconductor die extends above the conductive posts or is disposed below the conductive posts. An encapsulant is deposited over the semiconductor die and around the conductive posts. The base and a portion of the encapsulant is removed to electrically isolate the conductive posts. An interconnect structure is formed over the semiconductor die, encapsulant, and conductive posts. An insulating layer is formed over the semiconductor die, encapsulant, and conductive posts. A semiconductor package is disposed over the semiconductor die and electrically connected to the conductive posts.

Claims (32)

1. A method of making a semiconductor device, comprising:

providing a substrate including a base and a plurality of conductive posts extending from the base;

disposing a semiconductor die through an opening in the base between the conductive posts;

depositing an encapsulant over the semiconductor die and around the conductive posts; and

removing the base to electrically isolate the conductive posts.

2. The method of claim 1 , further including forming an interconnect structure over the semiconductor die, encapsulant, and conductive posts.

3. The method of claim 1 , further including forming an insulating layer over the semiconductor die, encapsulant, and conductive posts.

4. The method of claim 1 , wherein a height of the semiconductor die is greater than a height of the conductive posts.

5. The method of claim 1 , wherein the semiconductor die is within a height of the conductive posts.

6. A method of making a semiconductor device, comprising:

providing a substrate including a base and a plurality of conductive posts extending from the base;

disposing the substrate over a carrier with the conductive posts disposed between the base and carrier;

disposing a semiconductor die onto the carrier through an opening in the base of the substrate while the conductive posts remain between the base and carrier; and

forming an interconnect structure over the semiconductor die and conductive posts.

7. The method of claim 6 , further including forming an insulating layer over the semiconductor die, encapsulant, and conductive posts.

8. The method of claim 6 , wherein a height of the semiconductor die is greater than a height of the conductive posts.

9. The method of claim 6 , wherein the semiconductor die is within a height of the conductive posts.

10. The method of claim 6 , wherein the conductive posts include a circular, rectangular, tapered, or thinner intermediate shape.

11. The method of claim 6 , further including removing the base of the substrate to electrically isolate the conductive posts.

12. The method of claim 6 , further including disposing a semiconductor package over the semiconductor die and electrically connected to the conductive posts.

13. A method of making a semiconductor device, comprising:

providing a substrate including a plurality of conductive posts and an opening formed completely through the substrate;

disposing a semiconductor die through the opening and between the conductive posts; and

removing a portion of the substrate to electrically isolate the conductive posts.

14. The method of claim 13 , further including forming an interconnect structure over the semiconductor die and conductive posts.

15. The method of claim 13 , further including forming an insulating layer over the semiconductor die and conductive posts.

16. The method of claim 13 , wherein the conductive posts include a circular, rectangular, tapered, or thinner intermediate shape.

17. The method of claim 13 , wherein a height of the semiconductor die is greater than a height of the conductive posts.

18. The method of claim 13 , wherein the semiconductor die is within a height of the conductive posts.

19. The method of claim 1 , further including:

disposing the substrate over a carrier; and

depositing the encapsulant between the base and carrier.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECT THE SPELLING OF ASSIGNEE'S NAME FROM "STATS CHIPPAC PTE. LTE. " TO STATS CHIPPAC PTE. LTD." PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0391. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 5, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064809/0877 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 18, 2019
From: STATS CHIPPAC PTE. LTD.
To: JCET SEMICONDUCTOR (SHAOXING) CO., LTD.
Reel/Frame 051365/0680 →
RELEASE OF SECURITY INTEREST Recorded Dec 13, 2019
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 051285/0318 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0391 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 13, 2013
From: SHIM, IL KWON; KOO, JUN MO; LIN, YAOJIAN; MARIMUTHU, PANDI C.; LIM, SEE CHIAN
To: STATS CHIPPAC, LTD.
Reel/Frame 029987/0673 →
Continuity (2)
Provisional Application 61702171 · Sep 17, 2012
Related Publication 20140077389A1 · Mar 20, 2014