IP Library Granted Patent US 8,958,497
Granted Patent B2
US 8,958,497 · App. 13/834,927 · Granted Feb 17, 2015

Simultaneous transmission of clock and bidirectional data over a communication channel

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,958,497
App. No.
13/834,927
Granted
Feb 17, 2015
Kind
B2
Abstract

Embodiments of the invention are generally directed to simultaneous transmission of clock and bidirectional data over a communication channel. An embodiment of a transmitting device includes a modulator to generate a modulated signal including a clock signal and a data signal, the clock signal being modulated by a first signal edge of the modulated signal and the data signal being modulated by a position of a second signal edge of the modulated signal; a driver to drive the modulated signal on a communication channel; an echo canceller to subtract reflected signals on the communication channel; and a data recovery module to recover a signal received on the communication channel, the received signal being encoded by Return-to-Zero (RZ) encoding, the signal being received simultaneously with driving the modulated signal on the communication channel.

Claims (19)

1. A transmitting device comprising:

a modulator to generate a modulated signal including a clock signal and a data signal, the clock signal being modulated by a first signal edge of the modulated signal and the data signal being modulated by a position of a second signal edge of the modulated signal;

a driver to drive the modulated signal on a communication channel;

an echo canceller to subtract reflected signals on the communication channel; and

a data recovery module to recover a signal received on the communication channel, the received signal being encoded by Return-to-Zero (RZ) encoding, the signal being received simultaneously with driving the modulated signal on the communication channel.

2. The transmitting device of claim 1 , wherein the communication channel is a single wire channel.

3. The transmitting device of claim 1 , wherein the communication channel is a differential pair channel.

4. The transmitting device of claim 1 , wherein the modulation of the data signal includes a first value being encoded by a signal edge at a first position and a second value being encoded by a signal edge at a second position, wherein the second position is a later signal edge position than the first position.

5. The transmitting device of claim 1 , further comprising a phase locked loop circuit to control a timing relationship with a receiving device.

6. A method comprising:

transmitting a clock signal and a first set of data on a communication channel, including:

modulating the clock signal and the first set of data together, wherein the modulation includes setting a first signal edge as the clock signal and positioning a second signal edge to encode a data value of the data stream, and

driving the modulated signal on a communication channel and providing the modulated signal for echo cancellation; and

receiving a second set of data on the same communication channel, including;

receiving signals on the communication channel,

cancelling signal echo on the communication using the modulated signal, and

detecting the second set of data in the received signals, where the second set of signals is encoded with Return-to-Zero encoding;

wherein the transmission of the clock signal and the first set of data occurs simultaneously with the reception of the second set of data.

7. The method of claim 6 , wherein the modulation of the first set of data includes a first value being encoded by a signal edge at a first position and a second value being encoded by a signal edge at a second position, wherein the second position is a later signal edge position than the first position.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded May 21, 2019
From: JEFFERIES FINANCE LLC
To: LATTICE SEMICONDUCTOR CORPORATION; SILICON IMAGE, INC.; SIBEAM, INC.; DVDO, INC.
Reel/Frame 049827/0326 →
SECURITY INTEREST Recorded May 21, 2019
From: LATTICE SEMICONDUCTOR CORPORATION
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS ADMINISTRATIVE AGENT
Reel/Frame 049980/0786 →
MERGER Recorded Aug 21, 2015
From: SILICON IMAGE, INC.
To: LATTICE SEMICONDUCTOR CORPORATION
Reel/Frame 036419/0792 →
SECURITY INTEREST Recorded Mar 18, 2015
From: LATTICE SEMICONDUCTOR CORPORATION; SIBEAM, INC.; SILICON IMAGE, INC.; DVDO, INC.
To: JEFFERIES FINANCE LLC
Reel/Frame 035223/0387 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 2, 2013
From: LEE, INYEOL; SUNG, BAEGIN; SOHN, HANWOONG; TAHK, SHINJE; BAEK, SUN WOO; HARRELL, CHANDLEE B.
To: SILICON IMAGE, INC.
Reel/Frame 030340/0422 →