IP Library Granted Patent US 10,126,340
Granted Patent B2
US 10,126,340 · App. 14/047,774 · Granted Nov 13, 2018

Method and apparatus to measure self-capacitance using a single pin

Inventor: Martin John Simmons (Hamble, GB)
Assignee: Atmel Corporation
G01R27/2605H03K17/962H03K2017/9606H03K2217/960725
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,126,340
App. No.
14/047,774
Granted
Nov 13, 2018
Kind
B2
Abstract

A method may include controlling a first switch to charge a reference capacitor to a first voltage level by applying a first voltage. The method may also include receiving a first analog signal from a touch sensor electrode at an input of an Analog to Digital Converter (ADC) and converting the first analog signal to a first digital value provided at an output of the ADC. In certain embodiments, the method may additionally include controlling a second switch to charge the reference capacitor to a second voltage level by applying a second voltage, receiving a second analog signal from the touch sensor electrode at the input to the ADC, and converting the second analog signal to a second digital value at the output of the ADC. The method may further include detecting a touch to the touch sensor device based on the first digital value.

Claims (53)

1. A non-transitory computer-readable medium comprising instructions winch, when implemented by one or more machines, cause the one or more machines to;

control a first switch to charge a reference capacitor to a first voltage level by applying a first voltage to a conductor of the reference capacitor, the reference capacitor coupled to an input of an Analog to Digital Converter (ADC), the first voltage level being a difference between the applied first voltage and a reference voltage;

receive a first analog signal from a touch sensor electrode at the input of the ADC;

convert the first analog signal to a first digital value provided at an output of the ADC;

control a second switch to charge the reference capacitor to a second voltage level by applying a second voltage to the conductor of the reference capacitor, the second voltage opposite in polarity to the first voltage, the second voltage level being a difference between the applied second voltage and the reference voltage;

receive a second analog signal from the touch sensor electrode at the input to the ADC;

convert the second analog signal to a second digital value at the output of the ADC; and

detect a touch to the touch sensor device based on the first digital value.

2. The non-transitory computer-readable medium of claim 1 , wherein detecting a touch comprises:

calculating a difference between the first and second digital values; and

comparing the difference to a threshold value.

3. The non-transitory computer-readable medium of claim 1 , wherein converting the first analog signal to the first digital value at the output of the ADC comprises opening the first and second switches, and wherein converting the second analog signal to the second digital value at the output of the ADC comprises opening the first and second switches.

4. The non-transitory computer-readable medium of claim 1 , wherein the reference capacitor is further coupled to the reference voltage, the reference voltage being a function of the first voltage level.

5. The non-transitory computer-readable medium of claim 1 , wherein the second voltage is a ground voltage.

6. The non-transitory computer-readable medium of claim 1 , wherein controlling the first switch to charge the reference capacitor to the first voltage level comprises closing the first switch and opening the second switch.

7. The non-transitory computer-readable medium of claim 1 , wherein controlling the second switch to charge the reference capacitor to the second voltage level comprises closing the second switch and opening the first switch.

8. The non-transitory computer-readable medium of claim 1 , wherein the instructions, when implemented by the one or more machines, further cause the one or more machines to:

determine, based at least upon the first and second digital values, an amount of mains interference; and

remove the determined amount of mains interference from the first digital value.

9. A method, comprising:

controlling a first switch to charge a reference capacitor to a first voltage level by applying a first voltage to a conductor of the reference capacitor, the reference capacitor coupled to an input of an Analog to Digital Converter (ADC), the first voltage level being a difference between the applied first voltage and a reference voltage;

receiving a first analog signal from a touch sensor electrode at the input of the ADC;

converting the first analog signal to a first digital value provided at an output of the ADC;

controlling a second switch to charge the reference capacitor to a second voltage level by applying a second voltage to the conductor of the reference capacitor, the second voltage opposite in polarity to the first voltage, the second voltage level being a difference between the applied second voltage and the reference voltage;

receiving a second analog signal from the touch sensor electrode at the input to the ADC;

converting the second analog signal to a second digital value at the output of the ADC; and

detecting a touch to the touch sensor device based on the first digital value.

10. The method of claim 9 , wherein detecting a touch comprises:

calculating a difference between the first and second digital values; and

comparing the difference to a threshold value.

11. The method of claim 9 , wherein converting the first analog signal to the first digital value at the output of the ADC comprises opening the first and second switches, and wherein converting the second analog signal to the second digital value at the output of the ADC comprises opening the first and second switches.

12. The method of claim 9 , wherein the reference capacitor is further coupled to the reference voltage, the reference voltage being a function of the first voltage level.

13. The method of claim 9 , wherein the second voltage is a ground voltage.

14. The method of claim 9 , wherein controlling the first switch to charge the reference capacitor to the first voltage level comprises closing the first switch and opening the second switch.

15. The method of claim 9 , wherein controlling the second switch to charge the reference capacitor to the second voltage level comprises closing the second switch and opening the first switch.

16. The method of claim 9 , further comprising:

determining, based at least upon the first and second digital values, an amount of mains interference; and

removing the determined amount of mains interference from the first digital value.

17. An apparatus, comprising:

one or more processors; and

one or more memory units coupled to the one or more processors, the one or more memory units collectively storing logic configured to, when executed by the one or more processors, cause the one or more processors to perform operations comprising:

controlling a first switch to charge a reference capacitor to a first voltage level by applying a first voltage to a conductor of the reference capacitor, the reference capacitor coupled to an input of an Analog to Digital Converter (ADC), the first voltage level being a difference between the applied first voltage and a reference voltage;

receiving a first analog signal from a touch sensor electrode at the input of the ADC;

converting the first analog signal to a first digital value provided at an output of the ADC;

controlling a second switch to charge the reference capacitor to a second voltage level by applying a second voltage to the conductor of the reference capacitor, the second voltage opposite in polarity to the first voltage, the second voltage level being a difference between the applied second voltage and the reference voltage;

receiving a second analog signal from the touch sensor electrode at the input to the ADC;

converting the second analog signal to a second digital value at the output of the ADC; and

detecting a touch to the touch sensor device based on the first digital value.

18. The apparatus of claim 17 , wherein detecting a touch comprises:

calculating a difference between the first and second digital values; and

comparing the difference to a threshold value.

19. The apparatus of claim 17 , further comprising a first input port to receive a first input signal from the touch sensor electrode.

20. The apparatus of claim 19 , further comprising a second input port to receive a second input signal, from a second touch sensor electrode.

Assignments (16)
RELEASE OF SECURITY INTEREST Recorded Mar 14, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 060894/0437 →
RELEASE OF SECURITY INTEREST Recorded Mar 11, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059363/0001 →
RELEASE OF SECURITY INTEREST Recorded Mar 10, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059863/0400 →
RELEASE OF SECURITY INTEREST Recorded Mar 9, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059358/0001 →
RELEASE OF SECURITY INTEREST Recorded Feb 28, 2022
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: ATMEL CORPORATION
Reel/Frame 059262/0105 →
RELEASE OF SECURITY INTEREST Recorded Feb 25, 2022
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059333/0222 →
SECURITY INTEREST Recorded Jun 4, 2021
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 057935/0474 →
SECURITY INTEREST Recorded Dec 24, 2020
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 055671/0612 →
SECURITY INTEREST Recorded Jun 5, 2020
From: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 053468/0705 →
RELEASE OF SECURITY INTEREST Recorded May 30, 2020
From: JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT
To: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 053466/0011 →
SECURITY INTEREST Recorded Apr 24, 2020
From: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 053311/0305 →
SECURITY INTEREST Recorded Sep 18, 2018
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 047103/0206 →
SECURITY INTEREST Recorded Jun 25, 2018
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 046426/0001 →
SECURITY INTEREST Recorded Feb 10, 2017
From: ATMEL CORPORATION
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 041715/0747 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 7, 2013
From: QRG LIMITED
To: ATMEL CORPORATION
Reel/Frame 031357/0962 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 7, 2013
From: SIMMONS, MARTIN
To: QRG LIMITED
Reel/Frame 031357/0939 →
Continuity (2)
Continuation 12567473 · Sep 25, 2009
Related Publication 20140039819A1 · Feb 6, 2014
Cited By (4)
US 12,209,889 US 12,336,837 US 12,350,064 US 12,642,481