IP Library Granted Patent US 9,191,907
Granted Patent B2
US 9,191,907 · App. 14/158,241 · Granted Nov 17, 2015

Method and apparatus for iterative synchronization of two or more electronic devices

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,191,907
App. No.
14/158,241
Granted
Nov 17, 2015
Kind
B2
Abstract

Dynamic adjustment of offset between timebases of separated electronic circuits is provided based on an amount of time between synchronization events, wherein a synchronization event is an event involving communication across a separation between the separated electronic circuits in order to synchronize the timebases. The dynamic adjustment can be dynamically or adaptively adjusting a margin of error to account for drift that may have occurred since a prior synchronization event. Adjustments might be done by applying a learning sequence to quantify and adjust for static or slowly varying delays between the timebases and coordinating the timebases using output of the learning sequence.

Claims (25)

1. A method comprising:

during a first synchronization event, obtaining, by a first electronic device in communication with a second electronic device, timing or synchronization information from the second electronic device;

determining a time offset between a first timebase of the first electronic device and a second timebase of the second electronic device using the timing or synchronization information;

adjusting the first timebase with the time offset; and

at an adjustment time occurring after the first synchronization event and before a second synchronization event, dynamically or adaptively adjusting the time offset based on an estimated timing error for a time period between the first synchronization event and the adjustment time, wherein the estimated timing error is determined without communication between the first electronic device and the second electronic device.

2. The method of claim 1 , wherein the estimated timing error is determined at least in part by an amount of frequency drift introduced between first and second timers of the first and second electronic devices, respectively, during the time period.

3. The method of claim 2 , wherein the dynamic or adaptive adjustment uses a learning sequence to quantify the frequency drift; and dynamically or adaptively adjusts the time offset based on results of the learning sequence.

4. The method of claim 2 , wherein the dynamic or adaptive adjustment uses a learning sequence to quantify static or varying delays; and dynamically or adaptively adjusts the time offset based on results of the learning sequence.

5. The method of claim 2 , wherein the first and second synchronization events are scheduled spaced in time to reduce frequency drift between the first and second timers.

6. The method of claim 2 , wherein the first and second synchronization events are scheduled to make frequency drift a dominant component of the estimated timing error; and using timing error data points collected during the time period to compute the frequency drift.

7. The method of claim 1 , wherein dynamically or adaptively adjusting the time offset comprises dynamically or adaptively adjusting a margin of error for the time offset to account for the estimated timing error.

8. The method of claim 1 , further comprising adjusting the time offset based on requirements of a communication system in which the first and second electronic devices are communicating.

9. The method of claim 1 , further comprising:

scheduling a wake-up event at the first electronic device at the adjustment time.

10. The method of claim 1 , wherein the first synchronization event is part of a data communication sequence between the first and second electronic devices.

11. The method of claim 1 , wherein the estimated timing error is computed in the first electronic device.

12. The method of claim 1 , wherein the time offset is stored in a table of the first or second electronic device, the table storing a plurality of static time offsets corresponding to different timing error sources.

13. The method of claim 1 , wherein the first electronic device is a slave device and the second electronic device is a master device in a wireless communication system.

14. The method of claim 13 , wherein the time offset is determined by the master device and sent to the slave device during the first synchronization event.

15. The method of claim 13 , wherein the time offset is determined by the master device based on a master timer and slave timing information generated in the slave device and sent to the master device prior to the first synchronization event.

16. The method of claim 15 , where the slave device ignores the time offset or uses the time offset to partially adjust the first timebase.

17. The method of claim 15 , where the slave timing information accounts for a time delay between creation of a message including the slave timing information and sending of the message to the master device.

18. The method of claim 15 , where the slave device sends the slave timing information in response to a poll signal sent by the master device.

19. The method of claim 15 , where the master timer is derived from and synchronized to an interrupt timer.

20. The method of claim 13 , wherein the master or slave device powers down circuitry after the first or second synchronization event.

Assignments (20)
RELEASE OF SECURITY INTEREST Recorded Mar 14, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 060894/0437 →
RELEASE OF SECURITY INTEREST Recorded Mar 11, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059363/0001 →
RELEASE OF SECURITY INTEREST Recorded Mar 10, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059863/0400 →
RELEASE OF SECURITY INTEREST Recorded Mar 9, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059358/0001 →
RELEASE OF SECURITY INTEREST Recorded Feb 28, 2022
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: ATMEL CORPORATION
Reel/Frame 059262/0105 →
RELEASE OF SECURITY INTEREST Recorded Feb 25, 2022
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059333/0222 →
SECURITY INTEREST Recorded Jun 4, 2021
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 057935/0474 →
SECURITY INTEREST Recorded Dec 24, 2020
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 055671/0612 →
SECURITY INTEREST Recorded Jun 5, 2020
From: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 053468/0705 →
RELEASE OF SECURITY INTEREST Recorded May 30, 2020
From: JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT
To: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 053466/0011 →
SECURITY INTEREST Recorded Apr 24, 2020
From: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 053311/0305 →
SECURITY INTEREST Recorded Sep 18, 2018
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 047103/0206 →
SECURITY INTEREST Recorded Jun 25, 2018
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 046426/0001 →
SECURITY INTEREST Recorded Feb 10, 2017
From: ATMEL CORPORATION
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 041715/0747 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT COLLATERAL Recorded Apr 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: ATMEL CORPORATION
Reel/Frame 038375/0490 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 9, 2015
From: VLEUGELS, KATELIJN; THOMPSON, BARRY
To: H-STREAM WIRELESS, INC.
Reel/Frame 035811/0374 →
CHANGE OF NAME Recorded Jun 9, 2015
From: H-STREAM WIRELESS, INC.
To: OZMO, INC.
Reel/Frame 035871/0695 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 9, 2015
From: ATMEL WI-FI SOLUTIONS, INC.
To: ATMEL CORPORATION
Reel/Frame 035811/0511 →
MERGER AND CHANGE OF NAME Recorded Jun 9, 2015
From: OZMO, INC.; OMEGA ACQUISITION SUB CORPORATION
To: ATMEL WI-FI SOLUTIONS, INC.
Reel/Frame 035811/0491 →
PATENT SECURITY AGREEMENT Recorded May 15, 2014
From: ATMEL CORPORATION
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 032908/0485 →