IP Library Granted Patent US 9,711,438
Granted Patent B2
US 9,711,438 · App. 14/275,213 · Granted Jul 18, 2017

Semiconductor device and method of forming a dual UBM structure for lead free bump connections

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,711,438
App. No.
14/275,213
Granted
Jul 18, 2017
Kind
B2
Abstract

A semiconductor device has a substrate with a contact pad. A first insulation layer is formed over the substrate and contact pad. A first under bump metallization (UBM) is formed over the first insulating layer and is electrically connected to the contact pad. A second insulation layer is formed over the first UBM. A second UBM is formed over the second insulation layer after the second insulation layer is cured. The second UBM is electrically connected to the first UBM. The second insulation layer is between and separates portions of the first and second UBMs. A photoresist layer with an opening over the contact pad is formed over the second UBM. A conductive bump material is deposited within the opening in the photoresist layer. The photoresist layer is removed and the conductive bump material is reflowed to form a spherical bump.

Claims (10)

1. A semiconductor device, comprising:

a substrate;

a first under bump metallization (UBM) formed over the substrate;

a first insulating layer formed over the first UBM;

a second UBM formed in direct physical contact with the first insulating layer and first UBM; and

a first recess formed in the first UBM with the first insulating layer overhanging the first recess, wherein the first recess is devoid of the first insulating layer.

2. The semiconductor device of claim 1 , further including a bump formed over the first UBM and second UBM.

3. The semiconductor device of claim 2 , further including a second recess formed between the first insulating layer and bump.

4. The semiconductor device of claim 2 , wherein the bump is devoid of direct contact with the first insulating layer.

5. The semiconductor device of claim 1 , further including a second insulating layer formed over the substrate.

Assignments (4)
THIS SUBMISSION IS TO CORRECT A TYPOGRAPHICAL ERROR IN THE COVER SHEET PREVIOUSLY RECORDED ON REEL: 038378 FRAME: 0382 TO CORRECT THE SPELLING OF ASSIGNEE'S NAME FROM "STATS CHIPPAC PTE. LTE." TO "STATS CHIPPAC PTE. LTD." Recorded Sep 6, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064869/0363 →
RELEASE OF SECURITY INTEREST Recorded Jun 16, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052963/0546 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0382 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →