IP Library Granted Patent US 9,946,469
Granted Patent B2
US 9,946,469 · App. 15/076,433 · Granted Apr 17, 2018

Solid state storage system with latency management mechanism and method of operation thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,946,469
App. No.
15/076,433
Granted
Apr 17, 2018
Kind
B2
Abstract

A solid state storage system, and method of operation thereof, including: a system interface configured to receive host commands; a controller, coupled to the system interface, configured to identify frequently read data blocks from the host commands; a non-volatile memory, coupled to the controller, configured for access of the frequently read data blocks; an error correction code unit, coupled to the controller, configured to provide health monitor parameters for the frequently read data blocks verified by the controller; and a redundant frequently read data (RFRD) area, coupled to the error correction code unit, configured to transfer a recovered data from the frequently read data blocks.

Claims (28)

1. A method of operation of a solid state storage system comprising:

receiving host commands including updating a frequently read host data counter;

identifying frequently read data blocks from the host commands including monitoring the frequently read host data counter;

reading the frequently read data blocks from a non-volatile memory including accessing a reserved frequently read data block in a redundant frequently read data (RFRD) area;

verifying health monitor parameters for the frequently read data blocks including reading an error correction status; and

transferring a recovered data from the frequently read data blocks including updating a logical-to-physical table for accessing the reserved frequently read data block.

2. The method as claimed in claim 1 further comprising encoding logical blocks from the host commands for increasing the number of a read disturb non-sensitive state storage cell in the non-volatile memory including accessing a data mapping table.

3. The method as claimed in claim 1 wherein receiving the host commands including distributing logical blocks across a plurality of erase blocks by splitting logical blocks among the erase blocks.

4. The method as claimed in claim 1 wherein transferring the recovered data including transferring reserved frequently read blocks from a redundant frequently read data (RFRD) area includes updating the logical-to-physical table and the health monitor parameters.

5. The method as claimed in claim 1 further comprising creating a plurality of reserved frequently read blocks based on an access count including determining a timing of the access count.

6. A solid state storage system comprising:

a system interface configured to receive host commands;

a controller, coupled to the system interface, configured to identify frequently read data blocks from the host commands;

a non-volatile memory, coupled to the controller, configured for access of the frequently read data blocks;

an error correction code unit, coupled to the controller, configured to provide health monitor parameters for the frequently read data blocks verified by the controller;

a redundant frequently read data (RFRD) area, coupled to the error correction code unit, configured to transfer a recovered data from the frequently read data blocks;

a frequently read host data counter updated by the host commands received from the system interface; and

a RAM memory, coupled to the error correction code unit and the controller, configured to:

store the health monitor parameters for the frequently read data blocks; and

store a logical-to-physical table for accessing the reserved frequently read data block.

7. The system as claimed in claim 6 further comprising an encoder, coupled to the system interface, configured to encode logical blocks from the host commands to increase the number of a read disturb non-sensitive state storage cell in the non-volatile memory.

8. The system as claimed in claim 6 wherein the non-volatile memory includes a plurality of erase blocks configured to distribute logical blocks from the host commands across the plurality of the erase blocks.

9. The system as claimed in claim 6 wherein the controller is configured to read the health maintenance parameters and transfer the recovered data including a reserved frequently read blocks transferred based on the health maintenance parameters.

10. The system as claimed in claim 6 further comprising a redundant frequently read data (RFRD) area in a storage array configured to store a plurality of reserved frequently read blocks based on an access count.

11. The system as claimed in claim 6 further comprising an encoder, coupled to the system interface, configured to encode logical blocks from the host commands to increase the number of a read disturb non-sensitive state storage cell in the non-volatile memory and the encoder is further configured to restore the logical blocks transferred to the system interface.

12. The system as claimed in claim 6 wherein the non-volatile memory includes a plurality of erase blocks configured to distribute logical blocks from the host commands across the plurality of the erase blocks including the logical blocks split across the plurality of the erase blocks.

13. The system as claimed in claim 6 wherein the controller is configured to read the health maintenance parameters and transfer the recovered data including a reserved frequently read blocks transferred based on the health maintenance parameters and the updating the health monitor parameters and the logical-to-physical table for the reserved frequently read blocks.

14. The system as claimed in claim 6 further comprising a redundant frequently read data (RFRD) area in a storage array configured to store a plurality of reserved frequently read blocks based on an access count includes the controller ( 108 accessed a timer configured to measure the timing of the access count.

Assignments (8)
PATENT SECURITY AGREEMENT Recorded Jun 30, 2025
From: CREELED, INC.; PENGUIN SOLUTIONS CORPORATION (DE); SMART EMBEDDED COMPUTING, INC.; SMART HIGH RELIABILITY SOLUTIONS LLC; SMART MODULAR TECHNOLOGIES, INC.; PENGUIN COMPUTING, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 071755/0001 →
RELEASE OF PATENT SECURITY INTEREST RECORDED AT R/F 058983/0001 Recorded Jun 25, 2025
From: CITIZENS BANK, N.A.
To: SMART MODULAR TECHNOLOGIES, INC.; SMART EMBEDDED COMPUTING, INC.; SMART HIGH RELIABILITY SOLUTIONS LLC; CREELED, INC.
Reel/Frame 071725/0207 →
RELEASE OF SECURITY INTEREST Recorded Feb 7, 2022
From: BANK OF AMERICA, N.A., AS AGENT
To: SMART MODULAR TECHNOLOGIES, INC.
Reel/Frame 058913/0385 →
RELEASE OF SECURITY INTEREST AT REEL 043495 FRAME 0397 Recorded Feb 7, 2022
From: BARCLAYS BANK PLC
To: SMART MODULAR TECHNOLOGIES, INC.
Reel/Frame 058963/0479 →
SECURITY INTEREST Recorded Feb 7, 2022
From: SMART MODULAR TECHNOLOGIES, INC.; SMART HIGH RELIABILITY SOLUTIONS, LLC; SMART EMBEDDED COMPUTING, INC.; CREELED, INC.
To: CITIZENS BANK, N.A.
Reel/Frame 058983/0001 →
SECURITY INTEREST Recorded Dec 23, 2020
From: SMART MODULAR TECHNOLOGIES, INC.
To: BANK OF AMERICA, N.A., AS AGENT
Reel/Frame 054738/0855 →
SECURITY AGREEMENT Recorded Aug 9, 2017
From: SMART MODULAR TECHNOLOGIES, INC.
To: BARCLAYS BANK PLC, AS ADMINISTRATIVE AGENT
Reel/Frame 043495/0397 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 21, 2016
From: LIN, FONG-LONG; LIN, SHU-CHENG
To: SMART MODULAR TECHNOLOGIES, INC.
Reel/Frame 038055/0527 →