IP Library Granted Patent US 9,966,276
Granted Patent B2
US 9,966,276 · App. 15/397,052 · Granted May 8, 2018

Semiconductor device and manufacturing method thereof

Inventors: Won Chul Do (Bucheon-si, KR); Doo Hyun Park (Seongnam-si, KR); Jong Sik Paek (Seongnam-si, KR); Ji Hun Lee (Seoul, KR); Seong Min Seo (Seoul, KR)
Assignee: AMKOR TECHNOLOGY, INC.
H01L21/4846H01L21/481H01L21/4853H01L21/561H01L21/568H01L21/6835H01L23/49811H01L23/49816H01L23/49822H01L23/49827H01L23/49838H01L24/16H01L2221/68345H01L2221/68381H01L2224/16227H01L2224/16238H01L2924/1816
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,966,276
App. No.
15/397,052
Granted
May 8, 2018
Kind
B2
Abstract

Provided are a semiconductor device including an interposer having a relatively thin thickness without a through silicon via and a method of manufacturing the same. The method of manufacturing a semiconductor device includes forming an interposer including a redistribution layer and a dielectric layer on a dummy substrate, connecting a semiconductor die to the redistribution layer facing an upper portion of the interposer, encapsulating the semiconductor die by using an encapsulation, removing the dummy substrate from the interposer, and connecting a bump to the redistribution layer facing a lower portion of the interposer.

Claims (47)

1. A method of manufacturing a semiconductor device, the method comprising:

forming a structure on a temporary substrate, the structure comprising an encapsulated die that is directly coupled to an interposer, wherein:

the interposer comprises:

an under bump metal structure;

a redistribution layer on at least a portion of the under bump metal structure; and

a dielectric layer; and

the encapsulated die comprises a semiconductor die that is at least laterally surrounded by an encapsulating material;

removing the temporary substrate; and

connecting a conductive interconnection structure to the under bump metal structure.

2. The method of claim 1 , wherein said forming comprises thinning the encapsulating material.

3. The method of claim 2 , wherein said thinning the encapsulating material comprises thinning the encapsulating material enough to expose the semiconductor die from the encapsulating material.

4. The method of claim 1 , wherein the encapsulated die is soldered directly to the interposer.

5. The method of claim 1 , wherein said forming comprises forming an adhesive layer that covers a side of the semiconductor die that is free of the encapsulating material.

6. The method of claim 5 , wherein a surface of the adhesive layer is coplanar with a surface of the encapsulating material.

7. The method of claim 5 , wherein the adhesive layer directly contacts at least a portion of a lateral surface of the semiconductor die.

8. The method of claim 5 , wherein the adhesive layer covers a top side of the semiconductor die.

9. The method of claim 8 , wherein the adhesive layer covers at least a portion of a top side of the encapsulating material.

10. The method of claim 1 , wherein said forming comprises:

forming the interposer; and

after said forming the interposer, directly coupling the semiconductor die to the formed interposer.

11. The method of claim 1 , wherein the temporary substrate comprises a semiconductor material and/or a glass material.

12. The method of claim 1 , wherein the underbump metal structure comprises at least three layers of different respective metals.

13. A method of manufacturing a semiconductor device, the method comprising:

forming a structure on a temporary substrate, the structure comprising at least two encapsulated die directly coupled to an interposer, wherein:

the interposer comprises:

an under bump metal structure;

a redistribution layer on at least a portion of the under bump metal structure; and

a dielectric layer; and

the at least two encapsulated die comprises:

a first semiconductor die of a first die type that is at least laterally surrounded by an encapsulating material; and

a second semiconductor die of a second die type, different from the first die type, that is at least laterally surrounded by the encapsulating material;

removing the temporary substrate; and

connecting a conductive interconnection structure to the under bump metal structure.

14. The method of claim 13 , wherein said forming comprises forming at least one adhesive layer that covers a top side of the first semiconductor die and a top side of the second semiconductor die.

15. The method of claim 14 , wherein the at least one adhesive layer covers at least a portion of a top side of the encapsulating material.

16. The method of claim 13 , wherein said forming comprises thinning the encapsulating material enough to expose at least one of the first and second semiconductor dies from the encapsulating material.

17. A method of manufacturing a semiconductor device, the method comprising:

forming a structure on a temporary substrate, the structure comprising an encapsulated die directly coupled to an interposer, wherein:

the interposer comprises:

a redistribution layer; and

a dielectric layer; and

the encapsulated die comprises a semiconductor die that is at least laterally surrounded by an encapsulating material,

wherein said forming comprises thinning the encapsulating material; and

after said forming, removing the temporary substrate.

18. The method of claim 17 , wherein said thinning the encapsulating material comprises thinning the encapsulating material at least enough to expose a side of the semiconductor die from the encapsulating material.

19. The method of claim 18 , wherein the exposed side of the semiconductor die is an inactive side of the semiconductor die.

20. The method of claim 17 , wherein said thinning the encapsulating material is performed after the semiconductor die is coupled to the interposer.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 12, 2020
From: AMKOR TECHNOLOGY, INC.
To: AMKOR TECHNOLOGY SINGAPORE HOLDING PTE.LTD.
Reel/Frame 054046/0673 →
SECURITY INTEREST Recorded Aug 1, 2018
From: AMKOR TECHNOLOGY, INC.
To: BANK OF AMERICA, N.A., AS AGENT
Reel/Frame 046683/0139 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 3, 2017
From: DO, WON CHUL; PARK, DOO HYUN; PAEK, JONG SIK; LEE, JI HUN; SEO, SEONG MIN
To: AMKOR TECHNOLOGY, INC.
Reel/Frame 040826/0269 →
Priority Claims (1)
KR 10-2012-0126932 · Nov 9, 2012 · national
Continuity (3)
Continuation 14671095 · Mar 27, 2015
Continuation 13726917 · Dec 26, 2012
Related Publication 20170125264A1 · May 4, 2017