IP Library Granted Patent US 10,396,041
Granted Patent B2
US 10,396,041 · App. 15/449,993 · Granted Aug 27, 2019

High yield substrate assembly

Inventors: Liang Wang (Milpitas, CA); Ilyas Mohammed (Santa Clara, CA); Masud Beroz (Morrisville, NC)
Assignee: Invensas Corporation
H01L23/562H01L21/02035H01L21/02378H01L21/02381H01L21/02389H01L21/02392H01L21/02395H01L21/02414H01L21/6835H01L23/544H01L24/19H01L24/32H01L24/83H01L25/50H01L27/0207H01L33/005H01L21/02002H01L33/0062H01L2924/12041H01L2924/12042H01L2924/13091H01L2924/351
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,396,041
App. No.
15/449,993
Granted
Aug 27, 2019
Kind
B2
Abstract

High yield substrate assembly. In accordance with a first method embodiment, a plurality of piggyback substrates are attached to a carrier substrate. The edges of the plurality of the piggyback substrates are bonded to one another. The plurality of piggyback substrates are removed from the carrier substrate to form a substrate assembly. The substrate assembly is processed to produce a plurality of integrated circuit devices on the substrate assembly. The processing may use manufacturing equipment designed to process wafers larger than individual instances of the plurality of piggyback substrates.

Claims (15)

1. An article of manufacture comprising:

a reusable substrate assembly configured for formation of integrated circuit device structures thereon, said reusable substrate assembly comprising:

a plurality of substrates bonded indirectly to one another only on edges of the plurality of substrates,

crystalline layers formed on the plurality of substrates; and

trenches formed in the plurality of substrates defining bordered regions of the crystalline layers that are formed on the plurality of substrates;

wherein said reusable substrate assembly is configured for use with integrated circuit manufacturing equipment designed to process wafers larger than individual instances of the plurality of substrates, wherein bonds between the plurality of substrates are operable to relieve thermal stress across the reusable substrate assembly during integrated circuit processing manufacturing, and wherein said reusable substrate assembly is in contact with bottoms of the plurality of substrates and is configured to be removed from said plurality of substrates.

2. The article of manufacture of claim 1 wherein said reusable substrate assembly has a width or diameter of 200 mm to 300 mm.

3. The article of manufacture of claim 1 wherein said reusable substrate assembly is rectangular.

4. The article of manufacture of claim 1 wherein instances of said plurality of substrates have a generally rectangular shape.

5. The article of manufacture of claim 1 wherein instances of said plurality of substrates have a generally non-rectangular shape.

6. The article of manufacture of claim 1 wherein the plurality of substrates are bonded with nanoparticles between the plurality of substrates.

7. The article of manufacture of claim 1 wherein the plurality of substrates are bonded with alumina between the plurality of substrates.

8. The article of manufacture of claim 1 wherein at least one edge of one substrate of said plurality of substrates is not perpendicular to a face of said one substrate.

9. The article of manufacture of claim 8 wherein said at least one edge enhances bonding of said one substrate in comparison to an edge that is perpendicular to a said face of said one substrate.

10. The article of manufacture of claim 1 wherein said plurality of substrates are from the set of substrates comprising sapphire, Gallium Nitride (GaN), Gallium Arsenide (GaAs), Gallium Phosphide (GaP), Lithium Tantalate (LiTaO 3 ), Lithium Niobate (LiNbO 3 ), Indium Arsenide (InAs), Indium Phosphide (InP), Silicon Carbide (SiC), and Germanium (Ge).

Assignments (4)
CHANGE OF NAME Recorded Nov 24, 2025
From: INVENSAS CORPORATION
To: INVENSAS LLC
Reel/Frame 073689/0754 →
CHANGE OF NAME Recorded Nov 24, 2025
From: INVENSAS LLC
To: ADEIA SEMICONDUCTOR TECHNOLOGIES LLC
Reel/Frame 073689/0786 →
SECURITY INTEREST Recorded Jun 1, 2020
From: ROVI SOLUTIONS CORPORATION; ROVI TECHNOLOGIES CORPORATION; ROVI GUIDES, INC.; TIVO SOLUTIONS INC.; VEVEO, INC.; INVENSAS CORPORATION; INVENSAS BONDING TECHNOLOGIES, INC.; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: BANK OF AMERICA, N.A.
Reel/Frame 053468/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 7, 2017
From: WANG, LIANG; MOHAMMED, ILYAS; BEROZ, MASUD
To: INVENSAS CORPORATION
Reel/Frame 041933/0981 →
Continuity (4)
Division 14466992 · Aug 23, 2014
Division 13462676 · May 2, 2012
Continuation In Part 13299672 · Nov 18, 2011
Related Publication 20170179046A1 · Jun 22, 2017