Granted Patent
B2
US 12,718,079 · App. 17/200,707 · Granted Aug 25, 2026
Systems and methods for generating libraries for hardware realization of neural networks
View Patent ↗
Loading inventors, assignments & file history…
Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST
Recorded Jul 15, 2021
From: TIMOFEJEVS, ALEKSANDRS; MASLOV, BORIS; KOVSHOV, NIKOLAI; GODOVSKIY, DMITRI
To: POLYN TECHNOLOGY LIMITED
Reel/Frame 056873/0109 →
Continuity (4)
Continuation
PCTRU2020000306
· Jun 25, 2020
Continuation In Part
PCTEP2020067800
· Jun 25, 2020
References Cited (179)
US 3628053A
· Weiss
· 1971
[cited by applicant]
US 5047655A
· Chambost et al.
· 1991
[cited by applicant]
US 5315163A
· Karinthi
· 1994
[cited by applicant]
US 5361327A
· Takahashi
· 1994
[cited by applicant]
US 5422982A
· Pernisz
· 1995
[cited by applicant]
US 6507641B1
· Kondo
· 2003
[cited by applicant]
US 7966992B2
· Glugla et al.
· 2011
[cited by applicant]
US 9275328B1
· Minkovich et al.
· 2016
[cited by applicant]
US 9853025B1
· Yang
· 2017
[cited by applicant]
US 20010000427A1
· Miller
· 2001
[cited by examiner]
US 20140038674A1
· Srinivasan et al.
· 2014
[cited by applicant]
US 20160328642A1
· Himebaugh et al.
· 2016
[cited by applicant]
US 20170083352A1
· Chiou et al.
· 2017
[cited by applicant]
US 20170249445A1
· Devries et al.
· 2017
[cited by applicant]
US 20170300806A1
· Lee et al.
· 2017
[cited by applicant]
US 20180356771A1
· Basu
· 2018
[cited by applicant]
US 20180357532A1
· Inoue
· 2018
[cited by applicant]
US 20180357533A1
· Inoue
· 2018
[cited by applicant]
US 20190251279A1
· Emberson et al.
· 2019
[cited by applicant]
US 20200073483A1
· Berenzweig et al.
· 2020
[cited by applicant]
US 20200166922A1
· Cella et al.
· 2020
[cited by applicant]
US 20200170549A1
· Baykaner et al.
· 2020
[cited by applicant]
US 20200222010A1
· Howard
· 2020
[cited by applicant]
US 20200310541A1
· Reisman et al.
· 2020
[cited by applicant]
US 20210270244A1
· He et al.
· 2021
[cited by applicant]
US 20220249906A1
· Phillips et al.
· 2022
[cited by applicant]
US 20220327370A1
· Huynh
· 2022
[cited by applicant]
US 20230363703A1
· Canavan et al.
· 2023
[cited by applicant]
US 20230379757A1
· Mozaffari et al.
· 2023
[cited by applicant]
US 20240193760A1
· Fukuda
· 2024
[cited by applicant]
US 20240404053A1
· Schwab et al.
· 2024
[cited by applicant]
CN 102456157A
· 2012
[cited by applicant]
CN 108431895A
· 2018
[cited by applicant]
CN 111052154A
· 2020
[cited by applicant]
EP 0432462A1
· 1991
[cited by applicant]
EP 3663988A1
· 2020
[cited by applicant]
JP 2003021032A
· 2003
[cited by applicant]
JP 2019003464A
· 2019
[cited by applicant]
JP 2019016159A
· 2019
[cited by applicant]
JP 7371235B2
· 2022
[cited by applicant]
KR 20190052587A
· 2019
[cited by applicant]
KR 102120756B1
· 2020
[cited by applicant]
KR 102191736B1
· 2020
[cited by applicant]
WO WO2006104144A1
· 2006
[cited by applicant]
WO WO2020082080A1
· 2020
[cited by applicant]
WO WO2021170735A1
· 2021
[cited by applicant]
WO WO2021262023A1
· 2021
[cited by applicant]
WO WO2023167607A1
· 2023
[cited by applicant]
Chen et al. (Accelerator-friendly Neural-network Training: Learning Variations and Defects in RRAM Crossbar; Design, Automation & Test in Europe Conference & Exhibition; published 2017, pp. 19-24). (Year: 2017).
[cited by examiner]
Liu et al. (Training an Artificial Neural Network with Op-amp Integrators Based Analog Circuits; IEEE CSAA Guidance, Navigation and Control Conference (CGNCC); published 2018, pp. 1-6). (Year: 2018).
[cited by examiner]
Lin et al. (Learning the sparsity for ReRAM: mapping and pruning sparse neural network for ReRAM based accelerator; ASPDAC' 19: Proceedings of the 24th Asia and South Pacific Design Automation Conference; published 2019…
[cited by examiner]
Cadence Design Systems: “From TensorFlow to RTL in three months,” Youtube, Nov. 14, 2018, XP054981600, retrieved from the Internet: URL: XP054981600, https://www.youtube.com > watch, 2 pgs.
[cited by applicant]
Cadence: “Engineering Change Orders,” Dec. 8, 2019, XP055789511, Retrieved from the Internet: URL:https://web.archive.org/web/20191208162944if_https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/tools…
[cited by applicant]
Guyue Huang et al., “Machine Learning for Electronic Design Automation: A Survey,” arxiv.org, Cornell University Library, Mar. 8, 2021, arXiv:2102-03357v2, 44 pgs.
[cited by applicant]
Monsen, Analog neural network-based helicopter gearbox health monitoring system, Acoustical Society of America, vol. 96, No. Dec. 6, 1995, 15 pgs.
[cited by applicant]
Polyn Technology Limited, International Search Report and Written Opinion, PCT/EP2020/067800, Apr. 12, 2021, 10 pgs.
[cited by applicant]
Polyn Technology Limited, International Preliminary Report on Patentability, PCT/EP2020/067800, Dec. 13, 2022, 8 pgs.
[cited by applicant]
Polyn Technology Limited, International Search Report and Written Opinion, PCT/RU2020/000306, Mar. 4, 2021, 12 pgs.
[cited by applicant]
Polyn Technology Limited, International Preliminary Report on Patentability, PCT/RU2020/000306, Dec. 13, 2022, 9 pgs.
[cited by applicant]
Polyn Technology Limited, International Search Report and Written Opinion, PCT/US2021/058266, Feb. 18, 2022, 16 pgs.
[cited by applicant]
Ronao, Charissa Ann, Human activity recognition with smartphone sensors using deep learning neural networks, Expert Systems with Applications 59, (2016) 235-244, 10 pgs.
[cited by applicant]
Timofejevs, Office Action, U.S. Appl. No. 17/733,932, filed Apr. 21, 2023, 20 pgs.
[cited by applicant]
Chakma et al. (A Mixed-Signal Approach to Memristive Neuromorphic System Design; Published in: 2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 1-4). (Year: 2017).
[cited by applicant]
Chapeton et al. (Effects of homeostatic constraints on associative memory storage and synaptic connectivity of cortical circuits, Frontiers in Computational Neuroscience, vol. 9, Article 74, published Jun. 18, 2015, pp.…
[cited by applicant]
Cheng et al. (MS-LSTM: a Multi-Scale LSTM Model for BGP Anomaly Classification, 2016 IEEE 24th International Conference on Network Protocols (ICNP), pp. 1-6) (Year: 2016).
[cited by applicant]
Himavathi et al. (Feedforward Neural Network Implementation in FPGA Using Layer Multiplexing for Effective Resource Utilization, IEEE Transactions on Neural Networks, vol. 18, No. 3, May 2007, pp. 880-888) (Year: 2007).
[cited by applicant]
Liew et al. (Bounded activation functions for enhanced training stability of deep neural networks on visual pattern recognition problems; Neurocomputing; published 2016, pp. 718-734). (Year: 2016).
[cited by applicant]
Polyn Technology Limited, International Search Report and Written Opinion, PCT/RU2021/000630, Mar. 17, 2022, 11 pgs.
[cited by applicant]
Sang et al. (Micro Hand Gesture Recognition System Using Ultrasonic Active Sensing, Published in: IEEE Sensors Journal vol. 19, Issue: 18, Sep. 15, 2019), pp. 1-9) (Year: 2019).
[cited by applicant]
Timofejevs, Office Action, U.S. Appl. No. 17/189,109, filed Mar. 25, 2024, 34 pgs.
[cited by applicant]
Timofejevs, Office Action, U.S. Appl. No. 17/198,198, filed Apr. 23, 2024, 20 pgs.
[cited by applicant]
Timofejevs, Office Action, U.S. Appl. No. 17/199,373, filed May 9, 2024, 32 pgs.
[cited by applicant]
Timofejevs, Office Action, U.S. Appl. No. 17/199,407, filed Jun. 6, 2024, 25 pgs.
[cited by applicant]
Timofejevs, Office Action, U.S. Appl. No. 17/199,422, filed Jul. 10, 2024, 19 pgs.
[cited by applicant]
Wang et al. (Prandtl-lshlinskii Modeling for Giant Magnetostrictive Actuator Based on Internal Time-Delay Recurrent Neural Network ; Published in: IEEE Transactions on Magnetics ( vol. 54, Issue: 11, Nov. 2018); pp. 1-4…
[cited by applicant]
Amelia Dalton, “TensorFlow to RTL with High-Level Synthesis—Cadence Design Systems”, EE Journal, Apr. 17, 2020, 1 page.
[cited by applicant]
Andrew Muscat et al., “Electromagnetic Vibrational Energy Harvesters: A Review”, Sensors 2022, vol. 22, No. 15, Jul. 25, 2022, 17 pgs.
[cited by applicant]
Anonymous, “Thoughts on Interfacing Piezo Vibration Sensor”, Aug. 22, 2013, 7 pgs., Retrieved from the Internet: https://scienceprog.com/thoughts-on-interfacing-piezo-vibration-sensor/.
[cited by applicant]
Fredrik Sandin et al., “Synaptic Delays for Insect-Inspired Temporal Feature Detection in Dynamic Neuromorphic Processors”, Embedded Intelligent Systems Lab (EISLAB), Frontiers in Neuroscience, vol. 14, Article 150, Feb…
[cited by applicant]
Hossam Abdelbaki et al., “Analog Hardware Implementation of the Random Neural Network Model”, Neural Networks, IJCNN 2000, Proceedings of the IEEE-INNS-ENNS International Joint Conference on Jul. 24, 2000, 5 pgs.
[cited by applicant]
Hyeong-Ju Kang, “Accelerator-Aware Pruning for Convolutional Neural Networks”, arXiv, Sep. 5, 2020, 11 pgs.
[cited by applicant]
Kaveri Mahapatra et al., “Power System Disturbance Classification with Online Event—Driven Neuromorphic Computing”, arXiv, Dec. 15, 2020, 11 pgs.
[cited by applicant]
Khoa Van Pham et al., “Partial-Gated Memristor Crossbar for Fast and Power-Efficient Defect-Tolerant Training”, Micromachines, Apr. 13, 2019, 18 pgs., Retrieved from the Internet: www.mdpi.com/journal/micromachines.
[cited by applicant]
M.V. Valueva et al., “Application of the Residue Number System to Reduce Hardware Costs of the Convolutional Neural Network Implementation”, Mathematics and Computers in Simulation, vol. 177 Nov. 2020, 8 pgs.
[cited by applicant]
P. Sibi et al., “Analysis of Different Activation Functions Using Back Propagation Neural Networks”, Journal of Theoretical and Applied Information Technology, Jan. 31, 2013, vol. 47, No. 3, 5 pgs.
[cited by applicant]
Paul M. Solomon, “Analog Neuromorphic Computing Using Programmable Resistor Arrays”, Solid State Electronics, vol. 155, May 2019, 10 pgs.
[cited by applicant]
Peng Yao et al., “Fully Hardware-implemented Memristor Convolutional Neural Network”, Nature, vol. 577, Jan. 30, 2020, 21 pgs.
[cited by applicant]
PolyN Technology Limited, Supplementary International Search Report, PCT/RU2020/000306, Jul. 26, 2022, 15 pgs.
[cited by applicant]
PolyN Technology Limited, International Preliminary Report on Patentability, PCT/US2021/058266, Sep. 12, 2023, 13 pgs.
[cited by applicant]
PolyN Technology Limited, International Search Report and Written Opinion, PCT/RU2022/000064, Dec. 1, 2022, 9 pgs.
[cited by applicant]
PolyN Technology Limited, International Preliminary Report on Patentability, PCT/RU2022/000064, Sep. 10, 2024, 8 pgs.
[cited by applicant]
PolyN Technology Limited, International Search Report and Written Opinion, PCT/US2023/022139, Oct. 2, 2023, 13 pgs.
[cited by applicant]
PolyN Technology Limited, International Preliminary Report on Patentability, PCT/US2023/022139, Nov. 7, 2024, 9 pgs.
[cited by applicant]
PolyN Technology Limited, International Search Report and Written Opinion, PCT/US2024/028993, Sep. 30, 2024, 11 pgs.
[cited by applicant]
PolyN Technology Limited, International Search Report and Written Opinion, PCT/US2023/031692, Dec. 6, 2023, 15 pgs.
[cited by applicant]
PolyN Technology Limited, International Preliminary Report on Patentability, PCT/US2023/031692, Mar. 1, 2025, 12 pgs.
[cited by applicant]
Qiang Wang et al., “Compressive Sensing Reconstruction for Vibration Signals Based on the Improved Fast Iterative Shrinkage-Thresholding Algorithm”, Measurement, vol. 142, Aug. 31, 2019, 9 pgs.
[cited by applicant]
Renée St. Amant et al., “General-Purpose Code Acceleration with Limited-Precision Analog Computation”, Proceedings of the 41st International Symposium on Computer Architecture, 2014, 12 pgs.
[cited by applicant]
Renesas, “Introduction to Electronic Circuits: Op-Amp Comparator”, Tutorial, published 2015, 22 pgs.
[cited by applicant]
Sharon Shea: “What is LPWAN (Low-Power Wide Area Network)?: Definition from Tech Target”, Sep. 30, 2017, 4 pgs., Retrieved from the Internet: https://www.techtarget.com/iotagenda/definition/LPWAN-low-power-wide-area-net…
[cited by applicant]
Siddharth Sharma et al., “Activation Functions in Neural Networks”, International Journal of Engineering Applied Sciences and Technology, 2020, vol. 4, Issue 12, ISSN No. 2455-2143, 7 pgs.
[cited by applicant]
Talha Furkan Canan et al., “4-Input NAND and NOR Gates Based on Two Ambipolar Schottky Barrier FinFETs”, 2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 4 pgs.
[cited by applicant]
Tiago Oliveira Weber et al., “Amplifier-based MOS Analog Neural Network Implementation and Weights Optimization”, 2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI), ACM, Aug. 26, 2019, 6 pgs.
[cited by applicant]
Yun Long et al., “ReRAM-Based Processing-in-Memory Architecture for Recurrent Neural Network Acceleration”, Abstract, IEEE Journals & Magazine, Jul. 3, 2018, 4 pgs.
[cited by applicant]
Eric K. Garcia et al., “Completely Lazy Learning,” IEEE Transactions on Knowledge and Data Engineering, IEEE Service Center, vol. 22, No. 9, Sep. 1, 2010, 12 pgs.
[cited by applicant]
PolyN Technology Limited, Extended European Search Report, EP 22930051.2, Oct. 22, 2025, 10 pgs.
[cited by applicant]