IP Library Granted Patent US 12,592,922
Granted Patent B2
US 12,592,922 · App. 17/306,999 · Granted Mar 31, 2026

Systems and methods of device authentication including features of circuit testing and verification in connection with known board information

Inventors: George Bernard La Fever (Huntsville, AL); Iser B. Flaum (Fullerton, CA)
Assignee: CORELIS, INC.
H04L63/0876G06F12/1408G06F21/44G06F21/73G06V20/95H04L63/0435H04L63/061G06F21/76G06F2221/2103G06F2221/2145
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,592,922
App. No.
17/306,999
Granted
Mar 31, 2026
Kind
B2
Abstract

A method and system for authenticating a device, board, assembly or system includes obtaining or processing test/scan information provided via extraction of ECID or other unique identifying information regarding a board. A re-authentication process is performed to verify that the board contains only legitimate ECID or other uniquely identified devices, via comparison of re-extracted codes of devices at known positions against a reference record, the reference record being established by an initial authentication process that utilizes information regarding authentic/unique ECID or other uniquely identified codes of devices delivered to populate the board to derive the reference record for the device.

Claims (56)

1 . A method of authenticating a board assembly, the method comprising:

obtaining or processing test/scan information provided via extraction of unique identifying information regarding one or more devices on the board assembly, including determination of associated mounted position(s), wherein one or more of the devices are configured with:

a scan or boundary scan component adapted to shift in and shift out test scans of device circuitry,

a unique code adapted to uniquely identify the device,

an interrogation code component adapted to interact with interrogation information applied to the device,

a unique hidden seed element used in a signature generation process for the device and hardcoded into the device, wherein the hidden seed is of unique value per device of a given type, unreadable via test/scan procedures and initially known only to an IC fabricator that fabricated the device, and the hidden seed is unrelated to the unique code and is unrelated to the interrogation information, and

a signature encryption component that provides an output signature code that is unique to the device, for a given interrogation, as a function of algorithmic interaction with at least both of the hidden seed and the interrogation information, wherein the hidden seed is not discernable from the output signature code;

performing one or more re-authentication processes to verify that the board assembly contains only legitimate uniquely identified devices, via comparison of re-extracted codes of devices at known positions against a reference record, the reference record being established by an initial authentication process that utilizes information regarding authentic and unique codes of devices delivered to populate the board assembly as placed at specific positions to derive the reference record for the device, enabling the attestation of the authenticity of such devices; and

verifying that the devices are authentic via application of a signature generation process including an interrogation code to the one or more devices as part of the initial authentication process and/or the re-authentication process, wherein the output signature code provided by the signature generation process cannot be practically replicated even with knowledge of the interrogation code, the encryption algorithm or ECID information.

2 . The method of claim 1 further comprising processing information regarding knowledge of all legitimately shipped codes of a given device type assuring each code's uniqueness, verifying non-duplication over the supply chain from legitimate IC fabricator(s).

3 . The method of claim 1 wherein the reference record is received, directly or indirectly, from an IC fabricator that performed the initial authentication process on a newly assembled board assembly at a board assembly factory.

4 . The method of claim 1 wherein the information regarding the codes includes lot information regarding securely documented lots of devices shipped via a supply chain.

5 . A method of authenticating a board assembly, the method comprising:

performing an initial authentication process that utilizes information regarding authentic and unique codes of devices delivered to populate the board assembly to obtain a reference record of the device, wherein one or more of the devices are configured with:

a scan or boundary scan component adapted to shift in and shift out test scans of device circuitry,

a unique code adapted to uniquely identify the device,

an interrogation code component adapted to interact with interrogation information applied to the device,

a unique hidden seed element used in a signature generation process for the device and hardcoded into the device, wherein the hidden seed is of unique value per device of a given type, unreadable via test/scan procedures and initially known only to an IC fabricator that fabricated the device, and the hidden seed is unrelated to the unique code and is unrelated to the interrogation information, and

a signature encryption component that provides an output signature code that is unique to the device, for a given interrogation, as a function of algorithmic interaction with at least both of the hidden seed and the interrogation information, wherein the hidden seed is not discernable from the output signature code;

obtaining or processing test/scan information provided via extraction of unique identifying information regarding the board assembly;

performing a re-authentication process to verify that the board assembly contains only legitimate codes, via comparison of re-extracted codes of devices at known positions against the reference record; and

verifying that the devices are authentic via application of a signature generation process including an interrogation code to the one or more devices as part of the initial authentication process and/or the re-authentication process, wherein the output signature code provided by the signature generation process cannot be practically replicated even with knowledge of the interrogation code, the encryption algorithm or ECID information.

6 . The method of claim 5 further comprising processing information regarding knowledge of all legitimately shipped ECIDs of a given device type assuring each number's uniqueness, verifying non-duplication over the supply chain from legitimate IC fabricator(s).

7 . The method of claim 5 further comprising performing an attestation step at the board assembly factory, to verify that a newly assembled board assembly contains only authentic ECID components.

8 . The method of claim 5 wherein the information regarding authentic and unique ECID codes includes lot information regarding securely documented lots of devices/components shipped via a supply chain.

9 . A method of performing an initial authentication process of a board assembly, the method comprising:

obtaining information regarding authentic and unique codes of devices delivered to populate the board assembly, wherein one or more of the devices are configured with:

a scan or boundary scan component adapted to shift in and shift out test scans of device circuitry,

a unique code adapted to uniquely identify the device,

an interrogation code component adapted to interact with interrogation information applied to the device,

a unique hidden seed element used in a signature generation process for the device and hardcoded into the device, wherein the hidden seed is of unique value per device of a given type, unreadable via test/scan procedures and initially known only to an IC fabricator that fabricated the device, and the hidden seed is unrelated to the unique code and is unrelated to the interrogation information, and

a signature encryption component that provides an output signature code that is unique to the device, for a given interrogation, as a function of algorithmic interaction with at least both of the hidden seed and the interrogation information, wherein the hidden seed is not discernable from the output signature code;

verifying that the delivered devices are authentic devices;

performing an initial authentication process that utilizes information regarding the authentic and unique codes and/or known associated positions of devices delivered to populate the board assembly to obtain a reference record of the completed scannable board assembly;

storing or processing the reference record for later use;

communicating with an entity that wishes to test the board assembly, including provision of the reference record for comparison against new test/scan information regarding the board assembly to re-authenticate the board assembly; and

verifying that the devices are authentic via application of a signature generation process including an interrogation code to the one or more devices as part of the initial authentication process and/or the re-authentication process, wherein the output signature code provided by the signature generation process cannot be practically replicated even with knowledge of the interrogation code, the encryption algorithm or ECID information.

10 . The method of claim 9 further comprising processing information regarding knowledge of all legitimately shipped codes of a given device type assuring each code's uniqueness, verifying non-duplication over the supply chain from legitimate IC fabricator(s).

11 . The method of claim 9 further comprising performing an automatic attestation step at the board assembly factory, to verify that a newly assembled board assembly contains only authentic components.

12 . The method of claim 9 wherein the reference record is generated by a fabricator that performed the initial authentication process on a newly assembled board assembly.

13 . A method of performing an initial authentication process of a board assembly, the method comprising:

receiving first information regarding one or more devices to be placed on the board assembly by a board assembly manufacturer, wherein one or more of the devices are configured with:

a scan or boundary scan component adapted to shift in and shift out test scans of device circuitry,

a unique code adapted to uniquely identify the device,

an interrogation code component adapted to interact with interrogation information applied to the device,

a unique hidden seed element used in a signature generation process for the device and hardcoded into the device, wherein the hidden seed is of unique value per device of a given type, unreadable via test/scan procedures and initially known only to an IC fabricator that fabricated the device, and the hidden seed is unrelated to the unique code and is unrelated to the interrogation information, and

a signature encryption component that provides an output signature code that is unique to the device, for a given interrogation, as a function of algorithmic interaction with at least both of the hidden seed and the interrogation information, wherein the hidden seed is not discernable from the output signature code;

providing second information, responsive to the first information, to the board assembly manufacturer enabling verification that the one or more devices are authentic devices fabricated by an IC fabricator;

performing processing associated with an initial authentication process that utilizes information regarding authentic and unique codes of the devices and/or associated placement(s) of devices delivered to populate the board assembly in known lot number identified groups, wherein a reference record of the board assembly is obtained after completion of device assembly onto the board assembly; and

storing or processing the reference record for later use, the later use comprising verifying that the devices are authentic via application of a signature generation process including an interrogation code to the one or more devices as part of the initial authentication process and/or the re-authentication process, wherein the output signature code provided by the signature generation process cannot be practically replicated even with knowledge of the interrogation code, the encryption algorithm or ECID information.

14 . The method of claim 13 wherein the first information includes encrypted LOT ID information and, optionally, encrypted board assembly type information and/or encrypted serial number information.

15 . The method of claim 13 wherein the second information includes attestation information confirming whether or not the one or more devices are authentic devices.

16 . The method of claim 13 wherein the second information includes LOT key and/or other decryption information, enabling the board assembly manufacturer to confirm whether or not the one or more devices are authentic devices.

17 . The method of claim 13 further comprising securely obtaining information from one or more IC fabricators regarding one or more ECIDs, LOT information, and/or encrypted content regarding devices placed into a supply chain.

18 . The method of claim 13 further comprising communicating with an entity that wishes to test the board assembly, including provision of the reference record for comparison against new test/scan information regarding the board assembly to re-authenticate the board assembly.

19 . The method of claim 13 further comprising processing information regarding knowledge of all legitimately shipped ECIDs of a given device type assuring each code's uniqueness, verifying non-duplication over the supply chain from legitimate IC fabricator(s).

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 26, 2023
From: ELECTRONIC WARFARE ASSOCIATES, INC.
To: CORELIS, INC.
Reel/Frame 063772/0251 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 4, 2021
From: LA FEVER, GEORGE BERNARD; FLAUM, ISER B.
To: ELECTRONIC WARFARE ASSOCIATES, INC.
Reel/Frame 057080/0295 →
Continuity (4)
Continuation 14846317 · Sep 4, 2015
Division 13661596 · Oct 26, 2012
Provisional Application 61552074 · Oct 27, 2011
Related Publication 20210273941A1 · Sep 2, 2021
References Cited (140)
US 3697687A · Larson et al. · 1972 [cited by applicant]
US 4488688A · Trubitsin et al. · 1984 [cited by applicant]
US 5070448A · Crandall · 1991 [cited by applicant]
US 5325368A · James · 1994 [cited by applicant]
US 5488688A · Gonzales et al. · 1996 [cited by applicant]
US 5535331A · Swoboda et al. · 1996 [cited by applicant]
US 5621651A · Swooba · 1997 [cited by applicant]
US 5706297A · Jeppesen · 1998 [cited by applicant]
US 6032268A · Swoboda et al. · 2000 [cited by applicant]
US 6393591B1 · Jenkins, IV · 2002 [cited by examiner]
US 6546505B1 · Swoboda et al. · 2003 [cited by applicant]
US 6578167B2 · Boorom et al. · 2003 [cited by applicant]
US 6721687B2 · Bartolome et al. · 2004 [cited by applicant]
US 6766305B1 · Fucarile · 2004 [cited by applicant]
US 6842865B2 · Nee · 2005 [cited by applicant]
US 7017081B2 · Gomez · 2006 [cited by applicant]
US 7089467B2 · Burch · 2006 [cited by applicant]
US 7095718B1 · Terry · 2006 [cited by applicant]
US 7184924B1 · Shabino · 2007 [cited by examiner]
US 7203842B2 · Kean · 2007 [cited by applicant]
US 7215580B2 · Gorobets · 2007 [cited by applicant]
US 7237161B2 · Volz · 2007 [cited by applicant]
US 7249172B2 · Ollive et al. · 2007 [cited by applicant]
US 7287190B2 · Rosenman et al. · 2007 [cited by applicant]
US 7366806B2 · Milenkovic et al. · 2008 [cited by applicant]
US 7366955B2 · Kuturianu et al. · 2008 [cited by applicant]
US 7376917B1 · Lazarut et al. · 2008 [cited by applicant]
US 7429915B2 · Cruzado · 2008 [cited by applicant]
US 7463652B2 · Karol · 2008 [cited by applicant]
US 7472297B2 · Capps, Jr. et al. · 2008 [cited by applicant]
US 7526679B2 · So · 2009 [cited by applicant]
US 7539900B1 · Plofsky · 2009 [cited by applicant]
US 7543275B2 · Kuturianu et al. · 2009 [cited by applicant]
US 7558966B2 · Durham · 2009 [cited by applicant]
US 7739517B2 · Sahita · 2010 [cited by applicant]
US 7801050B2 · Mitra · 2010 [cited by applicant]
US 7817484B2 · Demone · 2010 [cited by applicant]
US 7853792B2 · Cowburn · 2010 [cited by applicant]
US 7937588B2 · Picard et al. · 2011 [cited by applicant]
US 8028924B2 · Anderson et al. · 2011 [cited by applicant]
US 9165133B2 · La Fever · 2015 [cited by examiner]
US 11025620B2 · La Fever et al. · 2021 [cited by applicant]
US 20020138801A1 · Wang · 2002 [cited by examiner]
US 20030041286A1 · Boorom et al. · 2003 [cited by applicant]
US 20030061488A1 · Huebler · 2003 [cited by applicant]
US 20030101042A1 · Ollive · 2003 [cited by applicant]
US 20030140291A1 · Brown et al. · 2003 [cited by applicant]
US 20030196144A1 · Swoboda et al. · 2003 [cited by applicant]
US 20030217306A1 · Harthcock · 2003 [cited by examiner]
US 20040035919A1 · Horng · 2004 [cited by examiner]
US 20040064764A1 · Gomex · 2004 [cited by applicant]
US 20040158784A1 · Abuhamdeh · 2004 [cited by applicant]
US 20040250150A1 · Swoboda · 2004 [cited by applicant]
US 20050216895A1 · Tran · 2005 [cited by examiner]
US 20050249105A1 · Kahlman et al. · 2005 [cited by applicant]
US 20050262465A1 · Goyal · 2005 [cited by applicant]
US 20060026316A1 · Milenkovic et al. · 2006 [cited by applicant]
US 20060059387A1 · Swoboda · 2006 [cited by examiner]
US 20060136751A1 · Bonaccio · 2006 [cited by examiner]
US 20060187719A1 · Matsumoto · 2006 [cited by examiner]
US 20060200718A1 · Halliday · 2006 [cited by applicant]
US 20060242499A1 · Volz · 2006 [cited by applicant]
US 20070001528A1 · Umegaki et al. · 2007 [cited by applicant]
US 20070052809A1 · Hammadou · 2007 [cited by applicant]
US 20070101406A1 · Zavalkovsky et al. · 2007 [cited by applicant]
US 20070192850A1 · Cowburn · 2007 [cited by applicant]
US 20070291906A1 · Halliday et al. · 2007 [cited by applicant]
US 20080002243A1 · Cowburn · 2008 [cited by applicant]
US 20080034334A1 · Laouamri · 2008 [cited by applicant]
US 20080098380A1 · Klusmeyer · 2008 [cited by applicant]
US 20080137543A1 · Mitra · 2008 [cited by applicant]
US 20080260199A1 · Cowburn · 2008 [cited by applicant]
US 20080270954A1 · Habib · 2008 [cited by applicant]
US 20080301767A1 · Picard et al. · 2008 [cited by applicant]
US 20090177830A1 · Orion et al. · 2009 [cited by applicant]
US 20090177930A1 · Orion · 2009 [cited by applicant]
US 20090210763A1 · Eckelman · 2009 [cited by applicant]
US 20090307546A1 · Dunn · 2009 [cited by applicant]
US 20100017625A1 · Johnson · 2010 [cited by examiner]
US 20100174955A1 · Carnevale · 2010 [cited by applicant]
US 20100180169A1 · La Fever · 2010 [cited by applicant]
US 20100281318A1 · Redondo · 2010 [cited by applicant]
US 20110062240A1 · Anderson et al. · 2011 [cited by applicant]
US 20110063093A1 · Fung et al. · 2011 [cited by applicant]
US 20110108618A1 · Cowburn · 2011 [cited by applicant]
US 20110109428A1 · Cowburn · 2011 [cited by applicant]
US 20110109429A1 · Cowburn · 2011 [cited by applicant]
US 20110109430A1 · Cowburn · 2011 [cited by applicant]
US 20110283029A1 · Byers · 2011 [cited by examiner]
US 20120170069A1 · Cowburn · 2012 [cited by applicant]
US 20120176220A1 · Garcia · 2012 [cited by applicant]
US 20130091587A1 · La Fever et al. · 2013 [cited by applicant]
US 20150024710A1 · Becker et al. · 2015 [cited by applicant]
US 20210273941A1 · La Fever et al. · 2021 [cited by applicant]
US 20230288477A1 · Chakrabarty · 2023 [cited by examiner]
CA 2853717 · 2013 [cited by applicant]
CA 2920386 · 2013 [cited by applicant]
EP 0819052 · 2001 [cited by applicant]
EP 2771836 · 2014 [cited by applicant]
TW 200907663 · 2009 [cited by applicant]
WO WO2013063393 · 2015 [cited by applicant]
A Signature Analysis Technique for the Identification of Failing Vectors with Application to Scan-BIST. Goessel. JET. (Year: 2004). [cited by examiner]
Compact Dictionaries for Fault Diagnosis in Scan-BIST. Liu. IEEE. (Year: 2004). [cited by examiner]
Canadian Office Action in Application 3,125,722, dated May 1, 2023. [cited by applicant]
U.S. Appl. No. 12/715,184, Unpublished. [cited by applicant]
Bernhard Linke, “Application Note 5779: Introduction to SHA-256 Master/Slave Authentication”, http://www.maximintegrated.com/en/app-notes/index.mvp/id/5779, Retrieved May 20, 2015. [cited by applicant]
“Maxim—Parametric Search”, http://para.maximintegrated.com/en/search.mvp?fam=secure-authenticator, Retrieved May 20, 2015. [cited by applicant]
Bernhard Linke, “Application Note 4594: Protect Your FPGA Against Piracy: Cost-Effective Authentication Scheme Protects IP in SRAM-Based FPGA Designs”, http://www.maximintegrated.com/en/app-notes/index.mvp/id/4594, Retr… [cited by applicant]
Scott Jones, “Application Note 3675: Protect Your R&D Investment With Secure Authentication”, http://www.maximintegrated.com/en/app-notes/index.mvp/id/3675, Retrieved May 20, 2015. [cited by applicant]
Catalin Baetoniu, “Application Notes: Xilinx FPGAs: FPGA IFF Copy Protection Using Dallas Semiconductor/Maxim DS2432 Secure EEPROMs”, Xilinx, XAPP780, v.1.1, May 28, 2010, http://www.xilinx.com/support/documentation/app… [cited by applicant]
International Search Report issued in PCT/US2009/068666 on Aug. 17, 2010. [cited by applicant]
Written Opinion issued in PCT/US2009/068666 on Aug. 17, 2010. [cited by applicant]
International Search Report issued in PCT/US2012/034735. [cited by applicant]
Written Opinion issued in PCT/US2012/034735. [cited by applicant]
U.S. Appl. No. 13/454,165. [cited by applicant]
U.S. Appl. No. 12/641,627. [cited by applicant]
U.S. Appl. No. 13/605,888 Dec. 17, 2015. [cited by applicant]
Supplementary European Search Report issued in EP 09838570.1 on Mar. 15, 2013. [cited by applicant]
U.S. Appl. No. 13/661,596 Dec. 17, 2015. [cited by applicant]
Written Opinion of the International Searching Authority issued in PCT/US2012/062121 mailed on Mar. 20, 2013. [cited by applicant]
International Search Report issued in PCT/US2012/062121 mailed on Mar. 20, 2013. [cited by applicant]
International Preliminary Examination Report on Patentability issued in PCT/US2012/062121 mailed on Feb. 7, 2014. [cited by applicant]
Canadian Office Action issued in CN 2,853,717 mailed Jul. 29, 2014. [cited by applicant]
Extended Search Report issued in EP12843670.6 mailed Jul. 29, 2014. [cited by applicant]
Extended Search Report issued in EP12782825.9 mailed Sep. 24, 2014. [cited by applicant]
Lyle Pittroff, “JTAG: Tutorial: The Role of JTAG in system debug & test throughout the embedded system development lifecycle”, http://boundaryscan.blogspot.com/2010/04/tutorial-role-of-jtag-in-system-debug.html, Retriev… [cited by applicant]
“Joint Test Action Group”, Wikipedia, http://en.wikipedia.org/wiki/Joint_Test_Action_Group, Retrieved Sep. 9, 2014. [cited by applicant]
Canadian Office Action issued in CN 2,853,717 dated Feb. 2, 2015. [cited by applicant]
“White Paper: An FPGA Design Security Solution Using a Secure Memory Device”, Altera Corporation, Oct. 2007, ver. 1.0, https://www.altera.com/en_US/pdfs/literature/wp/wp-01033.pdf, May 20, 2015. [cited by applicant]
European Office Action issued in 12843670.6 on Feb. 11, 2016. [cited by applicant]
Taiwanese Notice of Allowance and Search Report (with English Language Translation) issued in TW 101139097 on Apr. 29, 2016. [cited by applicant]
English Language Translation of TW 200907663 published Feb. 16, 2009. [cited by applicant]
Canadian Search Report issued in Application No. 2,920,386 dated Sep. 27, 2018. [cited by applicant]
Canadian Office Action issued in CA Application No. 2,920,386, dated Jul. 22, 2020. [cited by applicant]
Canadian Notice of Allowance issued in CA Application No. 2,920,386 dated Mar. 25, 2021. [cited by applicant]
C. Milltello, “Embedded access points for trusted data and resources access in HPC systems”, Published online: Jan. 21, 2010, pp. 4-26 (Year: 2010). [cited by applicant]
Co-Pending U.S. Appl. No. 12/715,184, filed Mar. 1, 2010, 23 Pages. [cited by applicant]
Notice of Allowance for Canadian Application No. 2,853,717, dated Jul. 23, 2015, 1 Page, With English Translation. [cited by applicant]
Office Action for Canadian Application No. 2,853,717, mailed Jul. 25, 2014, 02 Pages. [cited by applicant]
Office Action for Canadian Patent Application No. 3125722, mailed Jan. 31, 2024, 3 pages. [cited by applicant]