Memory system design using buffer(s) on a mother board
A mother board topology including a processor operable to be coupled to one or more communication channels for communicating commands. The topology includes a first communication channel electrically coupling a first set of two or more dual in-line memory modules (DIMMs) and a first primary data buffer on a mother board. The topology includes a second communication channel electrically coupling a second set of two or more DIMMs and a second primary data buffer on the mother board. The topology includes a third channel electrically coupling the first primary data buffer, the primary second data buffer, and the processor.
1. A system comprising:
a processor;
a first data buffer integrated circuit (IC) of a first set of data buffer ICs and a second data buffer IC of the first set of data buffer ICs disposed on a circuit board;
a first communication channel of a plurality of communication channels electrically coupling the first data buffer IC of the first set of data buffer ICs to a first data buffer device disposed on a first dual in-line memory module (DIMM) of a first plurality of DIMMs and a first data buffer device disposed on a second DIMM of the first plurality of DIMMs;
a second communication channel of a plurality of communication channels electrically coupling the second data buffer IC of the first set of data buffer ICs to a second data buffer device disposed on the first DIMM of the first plurality of DIMMs and a second data buffer device disposed on the second DIMM of the first plurality of DIMMs; and
a third communication channel of the plurality of communication channels electrically coupling the first set of data buffer ICs to the processor.
2. The system of claim 1 , wherein the first data buffer IC of the first set of data buffer ICs and the second data buffer IC of the first set of data buffer ICs is coupled to the processor in parallel.
3. The system of claim 1 , wherein the first plurality of DIMMs are coupled in parallel to the first set of data buffer ICs.
4. The system of claim 3 , wherein the processor comprises a memory controller coupled to each address buffer device disposed on each of the first plurality of DIMMs.
5. The system of claim 1 , further comprising:
a first bus coupling the processor to each address buffer device disposed on each of the first plurality of DIMMs.
6. The system of claim 5 , further comprising a fourth communication channel of the plurality of communication channels electrically coupling each of the first plurality of DIMMs to the processor for alert signals.
7. The system of claim 1 , further comprising an address buffer device disposed on the circuit board, wherein the address buffer device is coupled to the processor and each of the first plurality of DIMMs.
8. The system of claim 1 , further comprising:
a first data buffer IC of a second set of data buffer ICs and a second data buffer IC of the second set of data buffer ICs disposed on the circuit board;
a fourth communication channel of the plurality of communication channels electrically coupling the first data buffer IC of the second set of data buffer ICs to a first data buffer device disposed on a first DIMM of a second plurality of DIMMs and a first data buffer device disposed on a second DIMM of the second plurality of DIMMs;
a fifth communication channel of the plurality of communication channels electrically coupling the second data buffer IC of the second set of data buffer ICs to a second data buffer device disposed on the first DIMM of the second plurality of DIMMs and a second data buffer device disposed on the second DIMM of the second plurality of DIMMs; and
a sixth communication channel of the plurality of communication channels electrically coupling the second set of data buffer ICs to the processor.
9. A system comprising:
a first address buffer integrated circuit (IC) disposed on a circuit board;
a first set of data buffer ICs disposed on the circuit board;
a first dual in-line memory module (DIMM) comprising a second set of data buffer devices and a second address buffer device, wherein a first data buffer device of the second set of data buffer devices is coupled to a first data buffer IC of the first set of data buffer ICs, wherein a second data buffer device of the second set of data buffer devices is coupled to a second data buffer IC of the first set of data buffer ICs, and wherein the second address buffer device is coupled to the first address buffer IC; and
a second DIMM comprising a third set of data buffer devices and a third address buffer device, wherein a first data buffer device of the third set of data buffer devices is coupled to the first data buffer IC of the first set of data buffer ICs, wherein a second data buffer device of the third set of data buffer devices is coupled to the second data buffer IC of the first set of data buffer ICs, and wherein the third address buffer device is coupled to the first address buffer IC.
10. The system of claim 9 , further comprising a processor comprising the first address buffer IC.
11. The system of claim 9 , further comprising a processor, and wherein the first address buffer IC is disposed on the circuit board and coupled to the processor.
12. The system of claim 9 , further comprising:
a processor; and
a first bus coupled to the processor and the first set of data buffer ICs.
13. The system of claim 12 , further comprising:
a second bus coupled to the processor and the first set of data buffers ICs, wherein the processor is to receive an alert signal from one or more data buffer ICs of the first set of data buffer ICs over the second bus.
14. A system comprising:
a processor;
a first address buffer integrated circuit (IC) disposed on a circuit board and coupled to the processor;
a first set of data buffer ICs disposed on the circuit board and each coupled to the processor;
a first dual in-line memory module (DIMM) comprising a second set of data buffer devices and a second address buffer device, wherein a first data buffer device of the second set of data buffer devices is coupled to a first data buffer IC of the first set of data buffer ICs, wherein a second data buffer device of the second set of data buffer devices is coupled to a second data buffer IC of the first set of data buffer ICs, and wherein the second address buffer device is coupled to the first address buffer IC; and
a first bus coupled between the processor and the first DIMM, wherein the processor is to calibrate the second address buffer device using the first bus.
15. The system of claim 14 , further comprising a second bus coupled between the processor and the first set of data buffer ICs, wherein the processor is to receive an alert signal from at least one of the first set of data buffer ICs over the second bus.
16. The system of claim 15 , wherein the second bus is further coupled to the first address buffer IC, wherein the processor is to receive an alert signal from at least one of the first address buffer IC or a data buffer IC of the first set of buffer ICs over the second bus.
17. The system of claim 14 , wherein the processor is to provide at least one command, address, or clock signal to the first address buffer IC, wherein the first address buffer IC is to forward the at least one command, address, or clock signal to the second address buffer device.
18. The system of claim 14 , further comprising:
a second set of data buffer ICs disposed on the circuit board and each coupled to the processor; and
a second DIMM comprising a third set of data buffer devices and a third address buffer device, wherein a first data buffer device of the third set of data buffer devices is coupled to a first data buffer IC of the second set of data buffer ICs, wherein a second data buffer device of the third set of data buffer devices is coupled to a second data buffer IC of the second set of data buffer ICs, and wherein the third address buffer device is coupled to the first address buffer IC.
19. The system of claim 8 , further comprising:
a first address buffer device disposed on the circuit board, wherein the first address buffer device is coupled to the processor and each of the first plurality of DIMMs; and
a second address buffer device disposed on the circuit board, wherein the second address buffer device is coupled to the processor and each of the second plurality of DIMMs.
20. The system of claim 1 , further comprising a fourth communication channel of the plurality of communication channels electrically coupling the processor to each DIMM of the first plurality of DIMMs, wherein, using the fourth communication channel, the processor is to calibrate each address buffer device disposed on the first plurality of DIMMs.