IP Library › Granted Patent US 12,205,920
Granted Patent B2
US 12,205,920 · App. 17/592,037 · Granted Jan 21, 2025

Enhanced thermal control of a hybrid chip assembly

Inventors: Raphael Beaupré-Laflamme (Quebec, CA); François Pelletier (Quebec, CA); Louis-Philippe Bibeau (Saint-Augustin-de-Desmaures, CA)
Assignee: Ciena Corporation
H01L24/32H01L23/13H01L24/83H01L25/0657H01L25/50H01L2224/32145H01L2224/32225H01L2224/83855
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,205,920
App. No.
17/592,037
Granted
Jan 21, 2025
Kind
B2
Abstract

A method including disposing a structural adhesive onto an elevated surface of a first chip that includes a cavity disposed below the elevated surface. The method includes contacting a carrier with the structural adhesive. The carrier includes a second chip that optically aligns with a lateral surface of the cavity. The method includes curing the structural adhesive so that the carrier and host chip are mechanically anchored. An apparatus includes a first chip including a cavity located between lateral walls of the first chip and a carrier mechanically anchored with the first chip at a top portion of the lateral walls. The carrier includes a second chip that optically aligns with the first chip at a side portion of one of the lateral walls. The first and second chips are free of contact at a bottom surface of the second chip and a bottom surface of the cavity.

Claims (20)

1. An apparatus, comprising:

a first chip comprising a cavity located between lateral walls of the first chip; and

a carrier mechanically anchored with the first chip at a top portion of the lateral walls, the carrier comprising a second chip configured to optically align with the first chip at a side portion of one of the lateral walls,

wherein the first and second chips are free of contact at a bottom surface of the second chip and a bottom surface of the cavity.

2. The apparatus of claim 1 , wherein the second chip and the carrier are mechanically anchored together by a carrier adhesive that is more thermally conductive than air.

3. The apparatus of claim 2 , wherein the carrier and the first chip are mechanically anchored at the top portion of the lateral walls by a structural adhesive.

4. The apparatus of claim 1 , wherein the carrier further comprises a protrusion that extends a distance from a bottom surface of the carrier and connects with the second chip.

5. The apparatus of claim 4 , wherein the protrusion connects with the second chip by a carrier adhesive that is more thermally conductive than air, and wherein the protrusion comprises appendages that extend from the protrusion and contact the second chip so that the second chip connects with the protrusion and so that a top surface of the second chip and a bottom surface of the carrier are parallel.

6. The apparatus of claim 1 , wherein the carrier further comprises extensions that protrude from the bottom surface of the carrier and mechanically anchor lateral surfaces of the second chip to the carrier so that a top surface of the second chip and the bottom surface of the carrier are aligned in a parallel orientation.

7. The apparatus of claim 6 , wherein the extensions mechanically anchor the lateral surfaces of the second chip by an extension adhesive.

8. The apparatus of claim 7 , wherein the carrier further comprises a thermal interface material that regulates energy between the second chip and the carrier, and wherein the bottom surface of the carrier and the top surface of the second chip are free of contact.

9. The apparatus of claim 1 , wherein the second chip is connected with the first chip at the lateral walls of the cavity by an optical adhesive.

10. An apparatus, comprising:

a first chip comprising a cavity; and

a carrier mechanically anchored with one or more elevated surfaces of the first chip, the carrier comprising

a second chip that is connected with the carrier at a bottom surface of the carrier and a top surface of the second chip by a thermal interface material; and

extensions that protrude from the bottom surface of the carrier and mechanically anchor lateral surfaces of the second chip to the carrier.

11. The apparatus of claim 10 , wherein the second chip is free of contact with the first chip at a bottom surface of the second chip and a bottom surface of the cavity.

12. The apparatus of claim 11 , wherein the second chip is configured to optically align with the first chip at lateral surfaces of the cavity.

13. The apparatus of claim 11 , wherein the second chip is connected with the first chip at a lateral wall of the cavity by an optical adhesive.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 3, 2022
From: BEAUPRÉ-LAFLAMME, RAPHAEL; PELLETIER, FRANÇOIS; BIBEAU, LOUIS-PHILIPPE
To: CIENA CORPORATION
Reel/Frame 058879/0728 →
Continuity (1)
Related Publication 20230245993A1 · Aug 3, 2023
References Cited (9)
US 10677986B1 · Pelletier · 2020 [cited by applicant]
US 11227790B1 · Filion et al. · 2022 [cited by applicant]
US 20040150962A1 · Heinemann · 2004 [cited by examiner]
US 20080318360A1 · Chen et al. · 2008 [cited by applicant]
US 20200168523A1 · Huang et al. · 2020 [cited by applicant]
US 20220187550A1 · Baudot et al. · 2022 [cited by applicant]
JP S5548943A · 1980 [cited by applicant]
TW 201106458A · 2011 [cited by applicant]
Anonymous, “Encapsulating thermal interface for hybrid integration in Silicon Photonics” An Ip.com Prior Art Database Technical Disclosure, IP.Com, IPCOM000263947D, Oct. 25, 2020, https://priorart.ip.com/IPCOM/000263947. [cited by applicant]