IP Library Granted Patent US 12,476,136
Granted Patent B2
US 12,476,136 · App. 17/643,202 · Granted Nov 18, 2025

Liner-less via contact

Inventors: Ruilong Xie (Niskayuna, NY); Julien Frougier (Albany, NY); Nicolas Loubet (Guilderland, NY); Kangguo Cheng (Schenectady, NY); Chanro Park (Clifton Park, NY)
Assignee: International Business Machines Corporation
H01L21/76816H01L23/5226H01L21/76804H01L21/76843
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,476,136
App. No.
17/643,202
Granted
Nov 18, 2025
Kind
B2
Abstract

An interconnect structure and a method of forming the interconnect structure are provided. The interconnect structure includes a source drain contact above and contacting a source drain region of a semiconductor device. The interconnect structure also includes a via above and contacting the source drain contact. The via includes a lower portion with an uppermost surface that contacts a lowermost surface of an interlayer dielectric.

Claims (19)

1 . An interconnect structure comprising:

a source drain contact formed from a single continuous metal layer, wherein a top region of the source drain contact is recessed and covered with a cap; and

a via above and contacting the source drain contact, wherein the via has an extended contact region into the cap over the source drain contact.

2 . The interconnect structure of claim 1 , wherein a sidewall of the extended contact region directly contacts a sidewall of the cap.

3 . The interconnect structure of claim 1 , wherein an uppermost surface of the extended contact region of the via is in direct contact with and substantially parallel to a lower surface of an interlayer dielectric.

4 . The interconnect structure of claim 3 , wherein the cap is below and contacting the interlayer dielectric.

5 . The interconnect structure of claim 1 , wherein a thickness of the cap is equal or substantially equal to a thickness of the extended contact region.

6 . The interconnect structure of claim 1 , wherein the cap is composed of a material selected from the group consisting of: aluminum oxide, titanium oxide, hafnium silicate, zirconium silicate, hafnium dioxide, and zirconium dioxide.

7 . The interconnect structure of claim 1 , wherein the source drain contact and the via are composed of a material selected from the group consisting of: ruthenium, copper, cobalt, molybdenum, tungsten, aluminum, or rhodium.

8 . A method of forming an interconnect structure, the method comprising:

forming a source drain contact from a single continuous metal layer, wherein a top region of the source drain contact is recessed;

covering the recessed, top region of the source drain contact with a cap; and

forming a via above and contacting the source drain contact, wherein the via comprises an extended contact region into the cap over the source drain contact.

9 . The method of claim 8 , wherein a sidewall of the extended contact region directly contacts a sidewall of the cap.

10 . The method of claim 8 , wherein an uppermost surface of the extended contact region of the via is in direct contact with and substantially parallel to a lower surface of an interlayer dielectric.

11 . The method of claim 10 , wherein the cap is below and contacting the interlayer dielectric.

12 . The method of claim 8 , wherein a thickness of the cap is equal or substantially equal to a thickness of the extended contact region.

13 . The method of claim 8 , wherein the cap is composed of a material selected from the group consisting of: aluminum oxide, titanium oxide, hafnium silicate, zirconium silicate, hafnium dioxide, and zirconium dioxide.

14 . The method of claim 8 , wherein the source drain contact and the via are composed of a material selected from the group consisting of: ruthenium, copper, cobalt, molybdenum, tungsten, aluminum, or rhodium.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 8, 2021
From: XIE, RUILONG; FROUGIER, JULIEN; LOUBET, NICOLAS; CHENG, KANGGUO; PARK, CHANRO
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 058331/0268 →
Continuity (1)
Related Publication 20230178422A1 · Jun 8, 2023
References Cited (20)
US 9640531B1 · Or-Bach · 2017 [cited by applicant]
US 10658233B2 · Motoyama · 2020 [cited by applicant]
US 10903111B2 · Joseph Varghese · 2021 [cited by applicant]
US 11081388B2 · Choi · 2021 [cited by applicant]
US 20160163645A1 · Kamineni · 2016 [cited by applicant]
US 20170229344A1 · Murray · 2017 [cited by applicant]
US 20170271512A1 · Adusumilli · 2017 [cited by applicant]
US 20200020626A1 · Yang · 2020 [cited by applicant]
US 20210193511A1 · Wang · 2021 [cited by examiner]
US 20220157711A1 · Lee · 2022 [cited by examiner]
US 20220271130A1 · Su · 2022 [cited by examiner]
US 20220310508A1 · Ho · 2022 [cited by examiner]
US 20220392802A1 · Tien · 2022 [cited by examiner]
US 20230063163A1 · Tsai · 2023 [cited by examiner]
CN 101490827B · 2012 [cited by applicant]
KR 1998045922A · 1998 [cited by applicant]
KR 100363356B1 · 2002 [cited by applicant]
Briggs et al., “N5 Technology Node Dual-Damascene Interconnects Enabled Using Multi Patterning”, Conference Paper, May 2017, 4 pages. [cited by applicant]
Ciofi et al., “RC Benefits of Advanced Metallization Options”, IEEE Transactions on Electron Devices, Feb. 2019, pp. 1-7. [cited by applicant]
Lapedus, “Next Challenge: Contact Resistance”, Semiconductor Engineering, Jun. 23, 2016, pp. 1-12. [cited by applicant]