IP Library Granted Patent US 12,469,709
Granted Patent B2
US 12,469,709 · App. 17/808,338 · Granted Nov 11, 2025

Semiconductor package electrical contact structures and related methods

Inventors: Francis J. Carney (Mesa, AZ); Michael J. Seddon (Gilbert, AZ); Yusheng Lin (Phoenix, AZ); Takashi Noma (Ota, JP); Eiji Kurose (Oizumi-machi, JP)
Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
H01L21/302H01L21/30655H01L21/48H01L21/561H01L21/563H01L21/565H01L21/78H01L23/12H01L23/295H01L23/3114H01L23/3185H01L24/03H01L24/04H01L24/05H01L24/06H01L24/11H01L24/13H01L24/14H01L24/26H01L2224/03462H01L2224/03464H01L2224/0362H01L2224/05005H01L2224/05124H01L2224/05147H01L2224/05166H01L2224/05541H01L2224/05624H01L2224/05644H01L2224/05647H01L2224/05655H01L2224/05666H01L2224/0603H01L2224/11462H01L2224/11464H01L2224/11622H01L2224/13007H01L2224/13147H01L2224/13541H01L2224/13611H01L2224/13639H01L2224/1403H01L2224/94H01L2924/182H01L2924/18301H01L2924/186H01L2924/30205H01L2924/3511H01L2924/3512H01L2924/381
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,469,709
App. No.
17/808,338
Granted
Nov 11, 2025
Kind
B2
Abstract

Implementations of a semiconductor package may include a die; a first pad and a second pad, the first pad and the second pad each including a first layer and a second layer where the second layer may be thicker than the first layer. At least a first conductor may be directly coupled to the second layer of the first pad; at least a second conductor may be directly coupled to the second layer of the second pad; and an organic material may cover at least the first side of the die. The at least first conductor and the at least second conductor extend through openings in the organic material where a spacing between the at least first conductor and the at least second conductor may be wider than a spacing between the second layer of the first pad and the second layer of the second pad.

Claims (50)

1 . A method of forming a semiconductor package, comprising:

providing a die comprising a first side and a second side;

forming a first layer of a first pad and a second pad on the first side of the die;

forming a second layer of the first pad and the second pad, the second layer thicker than the first layer;

forming a first conductor directly on the first pad;

forming a second conductor directly on the second pad;

applying an organic material to the first side of the die, sidewalls of the first pad, sidewalls of the second pad, sidewalls of the first conductor, and sidewalls of the second conductor;

forming a first contact layer over the first conductor; and

forming a second contact layer over the second conductor;

wherein a spacing between the first contact layer and the second contact layer is wider than a spacing between the second layer of the first pad and the second layer of the second pad.

2 . The method of claim 1 , wherein the first pad is a gate pad and the second pad is a source pad.

3 . The method of claim 1 , further comprising coupling a backmetal to the second side of the die.

4 . The method of claim 1 , wherein the die has a thickness of 0.1 micron to 125 microns.

5 . The method of claim 1 , wherein the first conductor is directly coupled to the first pad, the first contact layer is directly coupled to the first conductor, the second conductor is directly coupled to the second pad, and the second contact layer is directly coupled to the second conductor.

6 . The method of claim 1 , wherein a material of the second layer is the same as a material of the first layer.

7 . The method of claim 1 , wherein a material of the second layer is different from a material of the first layer.

8 . A method of forming a semiconductor package, comprising:

providing a substrate comprising a first side and a second side;

forming a first pad and a second pad on the first side of the substrate;

forming a first conductor on the first pad;

forming a second conductor on the second pad;

applying an organic material within a plurality of grooves extending partially into the first side of the substrate;

forming a first contact layer over the first conductor;

forming a second contact layer over the second conductor; and

singulating the substrate into a plurality of die;

wherein a spacing between the first contact layer and the second contact layer is wider than a spacing between the first pad and the second pad.

9 . The method of claim 8 , further comprising thinning the second side of the substrate to the plurality of grooves.

10 . The method of claim 8 , wherein the die has a thickness of 0.1 micron to 125 microns.

11 . The method of claim 8 , further comprising coupling a backmetal to the second side of the die.

12 . The method of claim 8 , wherein the organic material is directly coupled to sidewalls of the first pad, sidewalls of the second pad, sidewalls of the first conductor, and sidewalls of the second conductor.

13 . A method of forming a semiconductor package, comprising:

providing a die comprising a first side and a second side;

forming a first layer of a first pad and a second pad on the first side of the die;

forming a second layer of the first pad and the second pad, the second layer thicker than the first layer;

forming a first conductor on the first pad;

forming a second conductor on the second pad;

applying a single layer of organic material to the first side of the die;

forming a first contact layer over the first conductor; and

forming a second contact layer over the second conductor;

wherein the first conductor and the second conductor extend through corresponding openings in the single layer of organic material;

wherein the first conductor comprises a perimeter entirely within a perimeter of the second layer of the first pad;

wherein the second conductor comprises a perimeter entirely within a perimeter of the second layer of the second pad; and

wherein a spacing between the first contact layer and the second contact layer is wider than a spacing between the second layer of the first pad and the second layer of the second pad.

14 . The method of claim 13 , wherein the first pad is a gate pad and the second pad is a source pad.

15 . The method of claim 13 , further comprising coupling a backmetal to the second side of the die.

16 . The method of claim 13 , wherein the die has a thickness of 0.1 micron to 125 microns.

17 . The method of claim 13 , wherein the organic material is directly coupled to sidewalls of the first pad, sidewalls of the second pad, sidewalls of the first conductor, and sidewalls of the second conductor.

18 . The method of claim 13 , wherein a material of the second layer is the same as a material of the first layer.

19 . The method of claim 13 , wherein a material of the second layer is different from a material of the first layer.

20 . The method of claim 13 , wherein a perimeter of the first contact layer is larger than the perimeter of the first conductor and a perimeter of the second contact layer is larger than the perimeter of the second conductor.

Assignments (3)
RELEASE OF SECURITY INTEREST IN PATENTS, RECORDED AT REEL 061071, FRAME 052 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, AS GRANTOR; ON SEMICONDUCTOR CONNECTIVITY SOLUTIONS, INC., AS GRANTOR
Reel/Frame 064067/0654 →
SECURITY INTEREST Recorded Aug 4, 2022
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; ON SEMICONDUCTOR CONNECTIVITY SOLUTIONS, INC.
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 061071/0525 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 23, 2022
From: CARNEY, FRANCIS J.; SEDDON, MICHAEL J.; LIN, YUSHENG; NOMA, TAKASHI; KUROSE, EIJI
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 060288/0371 →
Continuity (5)
Division 16861994 · Apr 29, 2020
Continuation In Part 16702958 · Dec 4, 2019
Continuation In Part 15921898 · Mar 15, 2018
Division 15679661 · Aug 17, 2017
Related Publication 20220384204A1 · Dec 1, 2022
References Cited (33)
US 5814860A · Furuta · 1998 [cited by examiner]
US 6319796B1 · Aparra et al. · 2001 [cited by applicant]
US 7682874B2 · Xiaochun · 2010 [cited by applicant]
US 7745261B2 · Xiaochun · 2010 [cited by applicant]
US 8836146B2 · Chou · 2014 [cited by applicant]
US 9496193B1 · Roesner et al. · 2016 [cited by applicant]
US 20030155641A1 · Yeo · 2003 [cited by applicant]
US 20060046436A1 · Chuchi · 2006 [cited by applicant]
US 20070087544A1 · Chang et al. · 2007 [cited by applicant]
US 20080007927A1 · Ito et al. · 2008 [cited by applicant]
US 20080014677A1 · Xiaochun et al. · 2008 [cited by applicant]
US 20080227240A1 · Sharma et al. · 2008 [cited by applicant]
US 20090215227A1 · Tan et al. · 2009 [cited by applicant]
US 20100109052A1 · Nakajima et al. · 2010 [cited by applicant]
US 20110175242A1 · Grivna et al. · 2011 [cited by applicant]
US 20120104580A1 · Feng et al. · 2012 [cited by applicant]
US 20140217556A1 · Peh et al. · 2014 [cited by applicant]
US 20160225733A1 · Wilcoxen · 2016 [cited by applicant]
US 20160254415A1 · Kaempf et al. · 2016 [cited by applicant]
US 20170032981A1 · Chinnusamy · 2017 [cited by applicant]
US 20170033026A1 · Ho · 2017 [cited by examiner]
US 20170236765A1 · Tamagawa et al. · 2017 [cited by applicant]
US 20170243846A1 · Chen et al. · 2017 [cited by applicant]
US 20180033739A1 · Seddon · 2018 [cited by applicant]
US 20180166396A1 · Lee et al. · 2018 [cited by applicant]
US 20200294926A1 · Wu et al. · 2020 [cited by applicant]
US 20200303269A1 · Okumura · 2020 [cited by applicant]
CN 101552248A · 2009 [cited by applicant]
CN 104201114A · 2014 [cited by applicant]
Extended European Search Report, European Patent Application No. 18184165.1, Jan. 17, 2019, 8 pages. [cited by applicant]
Insulating Film Ajinomoto Build-Up Film, Ajinomoto Fine-TechnoCo., Inc., available at https: www.aft-website.com/en/electron/abf. Last vivisted Jul. 14, 2017. [cited by applicant]
JCAP Sidewall Isolated 0201/01005 DSN, Slide from JCAP, available at least as early as Jun. 22, 2017. [cited by applicant]
Anonymous, Integration of a Heat Sink (or Slug) and Lead in a Semiconductor Component for Improved thermal, surge and Rdson Characteristics, IP.com No. IPCOM000004597D, Feb. 27, 2001, 4 pages. [cited by applicant]