IP Library Granted Patent US 12,727,451
Granted Patent B2
US 12,727,451 · App. 18/021,317 · Granted Sep 1, 2026

Method for manufacturing semiconductor device with an insulator layer for absorbing hyrogen from neighboring oxide and insulator layers by heat treatment

Inventors: Shunpei Yamazaki (Tokyo, JP); Yoshihiro Komatsu (Ebina, JP); Shunichi Ito (Atsugi, JP); Shinobu Kawaguchi (Isehara, JP); Masahiro Takahashi (Atsugi, JP)
Assignee: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
H10P95/90
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,727,451
App. No.
18/021,317
Granted
Sep 1, 2026
Kind
B2
Abstract

A semiconductor device with small variation in characteristics and high reliability is provided. In a method for manufacturing the semiconductor device, an oxide is formed, a first insulator is formed over the oxide, a conductor is formed over the first insulator, a second insulator is formed over the conductor, and heat treatment is performed so that hydrogen in the oxide and the first insulator is moved into and absorbed by the second insulator. The second insulator is formed by a sputtering method.

Claims (69)

1 . A method for manufacturing a semiconductor device comprising a transistor, comprising the steps of:

forming an oxide semiconductor layer;

forming a first insulator over the oxide semiconductor layer;

forming an opening reaching the oxide semiconductor layer in the first insulator;

forming a second insulator in the opening;

forming a first conductor as a gate electrode over the second insulator and in the opening;

forming a third insulator over and in contact with the first conductor by a sputtering method;

forming a fourth insulator in contact with a top surface and a side surface of the third insulator; and

performing heat treatment so that hydrogen in the oxide semiconductor layer and the second insulator is moved into and absorbed by the third insulator.

2 . The method for manufacturing a semiconductor device, according to claim 1 ,

wherein the third insulator is formed using a sputtering target comprising aluminum and a gas comprising oxygen.

3 . The method for manufacturing a semiconductor device, according to claim 1 ,

wherein a temperature of the heat treatment is higher than or equal to 300° C. and lower than or equal to 550° C., and

wherein time for the heat treatment is longer than or equal to 2 hours and shorter than or equal to 16 hours.

4 . The method for manufacturing a semiconductor device, according to claim 1 ,

wherein the third insulator comprises an amorphous structure.

5 . The method for manufacturing a semiconductor device, according to claim 1 ,

wherein the third insulator comprises a stacked-layer structure, and

wherein the stacked-layer structure comprises an amorphous structure and a polycrystalline structure over the amorphous structure.

6 . A method for manufacturing a semiconductor device comprising a transistor, comprising the steps of:

forming an oxide semiconductor film;

forming a first conductive film over the oxide semiconductor film;

processing the oxide semiconductor film and the first conductive film into an island shape to form an oxide semiconductor layer and a conductive layer;

forming a first insulator over the conductive layer;

forming an opening reaching the oxide semiconductor layer in the conductive layer and the first insulator and forming a source electrode and a drain electrode from the conductive layer;

forming an insulating film over the first insulator and the opening;

forming a second conductive film over the insulating film;

performing CMP treatment on the insulating film and the second conductive film until a top surface of the first insulator is exposed to form a second insulator as a gate insulating film and a first conductor as a gate electrode;

forming a third insulator over the first insulator, the second insulator, and the first conductor by a sputtering method;

forming a fourth insulator in contact with a top surface and a side surface of the third insulator; and

performing heat treatment so that hydrogen in the oxide semiconductor layer and the second insulator is moved into and absorbed by the third insulator.

7 . The method for manufacturing a semiconductor device, according to claim 6 ,

wherein the third insulator is formed using a sputtering target comprising aluminum and a gas comprising oxygen.

8 . The method for manufacturing a semiconductor device, according to claim 6 ,

wherein a temperature of the heat treatment is higher than or equal to 300° C. and lower than or equal to 550° C., and

wherein time for the heat treatment is longer than or equal to 2 hours and shorter than or equal to 16 hours.

9 . The method for manufacturing a semiconductor device, according to claim 6 ,

wherein the third insulator comprises an amorphous structure.

10 . The method for manufacturing a semiconductor device, according to claim 6 ,

wherein the third insulator comprises a stacked-layer structure, and

wherein the stacked-layer structure comprises an amorphous structure and a polycrystalline structure over the amorphous structure.

11 . A method for manufacturing a semiconductor device comprising a transistor, comprising the steps of:

forming an oxide semiconductor film;

forming a first conductive film over the oxide semiconductor film;

processing the oxide semiconductor film and the first conductive film into an island shape to form an oxide semiconductor layer and a conductive layer;

forming a first insulator over the conductive layer;

forming an opening reaching the oxide semiconductor layer in the conductive layer and the first insulator and forming a source electrode and a drain electrode from the conductive layer;

forming an insulating film over the first insulator and the opening;

forming a second conductive film over the insulating film;

performing CMP treatment on the insulating film and the second conductive film until a top surface of the first insulator is exposed to form a second insulator as a gate insulating film and a first conductor as a gate electrode;

forming a third insulator over the first insulator, the second insulator, and the first conductor by a sputtering method;

forming a fourth insulator in contact with a top surface and a side surface of the third insulator; and

performing heat treatment,

wherein a hydrogen concentration in the third insulator is increased by the heat treatment, and

wherein a hydrogen concentration in the second insulator and a hydrogen concentration in the oxide semiconductor layer are decreased by the heat treatment.

12 . The method for manufacturing a semiconductor device, according to claim 11 ,

wherein the third insulator is formed using a sputtering target comprising aluminum and a gas comprising oxygen.

13 . The method for manufacturing a semiconductor device, according to claim 11 ,

wherein a temperature of the heat treatment is higher than or equal to 300° C. and lower than or equal to 550° C., and

wherein time for the heat treatment is longer than or equal to 2 hours and shorter than or equal to 16 hours.

14 . The method for manufacturing a semiconductor device, according to claim 11 ,

wherein the heat treatment is performed after forming the fourth insulator.

15 . The method for manufacturing a semiconductor device, according to claim 11 ,

wherein the fourth insulator is in contact with a side surface of the first insulator.

16 . The method for manufacturing a semiconductor device, according to claim 11 ,

wherein the third insulator comprises an amorphous structure.

17 . The method for manufacturing a semiconductor device, according to claim 11 ,

wherein the third insulator comprises a stacked-layer structure, and

wherein the stacked-layer structure comprises an amorphous structure and a polycrystalline structure over the amorphous structure.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 14, 2023
From: YAMAZAKI, SHUNPEI; KOMATSU, YOSHIHIRO; ITO, SHUNICHI; KAWAGUCHI, SHINOBU; TAKAHASHI, MASAHIRO
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 062695/0715 →
Priority Claims (1)
JP 2020-143083 · Aug 27, 2020 · national
Continuity (1)
Related Publication 20230298906A1 · Sep 21, 2023
References Cited (35)
US 8455868B2 · Yamazaki et al. · 2013 [cited by applicant]
US 8547771B2 · Koyama · 2013 [cited by applicant]
US 8902637B2 · Takemura · 2014 [cited by applicant]
US 11211461B2 · Yamazaki et al. · 2021 [cited by applicant]
US 12040795B2 · Inoue et al. · 2024 [cited by applicant]
US 12218246B2 · Yamazaki et al. · 2025 [cited by applicant]
US 20110133179A1 · Yamazaki · 2011 [cited by examiner]
US 20130193432A1 · Yamazaki · 2013 [cited by examiner]
US 20170170211A1 · Yamazaki · 2017 [cited by examiner]
US 20170309732A1 · Yamazaki · 2017 [cited by examiner]
US 20180350997A1 · Tanaka · 2018 [cited by examiner]
US 20190139783A1 · Yamazaki · 2019 [cited by examiner]
US 20200135445A1 · Yamazaki et al. · 2020 [cited by applicant]
US 20220271168A1 · Yamazaki et al. · 2022 [cited by applicant]
US 20230326955A1 · Yamazaki et al. · 2023 [cited by applicant]
US 20230402279A1 · Yamazaki et al. · 2023 [cited by applicant]
US 20240063028A1 · Yamazaki et al. · 2024 [cited by applicant]
US 20240364343A1 · Inoue et al. · 2024 [cited by applicant]
US 20250081537A1 · Yamazaki et al. · 2025 [cited by applicant]
JP 2005184024A · 2005 [cited by applicant]
JP 2011151383A · 2011 [cited by applicant]
JP 2012257187A · 2012 [cited by applicant]
JP 2016157881A · 2016 [cited by applicant]
JP 2017204637A · 2017 [cited by examiner]
JP 2018078227A · 2018 [cited by applicant]
JP 2020123612A · 2020 [cited by applicant]
WO WO2012169397 · 2012 [cited by applicant]
WO WO2017144994 · 2017 [cited by applicant]
WO WO2017144994A1 · 2017 [cited by examiner]
WO WO2020128713 · 2020 [cited by applicant]
WO WO2020136467 · 2020 [cited by applicant]
Translation of Yamazaki (JP 2017204637 A) (Year: 2017). [cited by examiner]
Translation of Asami (WO 2017/144994 A1) (Year: 2017). [cited by examiner]
International Search Report (Application No. PCT/IB2021/057426) Dated Oct. 12, 2021. [cited by applicant]
Written Opinion (Application No. PCT/IB2021/057426) Dated Oct. 12, 2021. [cited by applicant]