IP Library › Granted Patent US 12,489,437
Granted Patent B2
US 12,489,437 · App. 18/070,585 · Granted Dec 2, 2025

Power semiconductor device with voltage clamp circuit

Inventor: Kennith Kin Leong (Villach, AT)
Assignee: Infineon Technologies AG
H03K17/08H10D8/25H10D30/00H10D89/611
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,489,437
App. No.
18/070,585
Granted
Dec 2, 2025
Kind
B2
Abstract

A power semiconductor device includes: a main power switch having a drain, source, and gate; and a voltage clamp circuit in parallel with the main power switch and having a clamp voltage less than a breakdown voltage of the main power switch. The voltage clamp circuit includes: a pulldown switch having a normally-on gate electrically connected to the source of the main power switch; a plurality of series-connected diodes electrically connected between the drain of the main power switch and a drain of the pulldown switch; a voltage clamp device electrically connected between a source of the pulldown switch and the source of the main power switch; and a second power switch having a normally-off gate electrically connected to the drain of the pulldown switch, a drain electrically connected to the drain of the main power switch, and a source electrically connected to the source of the pulldown switch.

Claims (58)

1 . A power semiconductor device, comprising:

a main power switch having a drain, a source, and a gate; and

a voltage clamp circuit in parallel with the main power switch and having a clamp voltage less than a breakdown voltage of the main power switch,

wherein the voltage clamp circuit comprises:

a pulldown switch having a normally-on gate electrically connected to the source of the main power switch;

a plurality of series-connected diodes electrically connected between the drain of the main power switch and a drain of the pulldown switch;

a voltage clamp device electrically connected between a source of the pulldown switch and the source of the main power switch; and

a second power switch having a normally-off gate electrically connected to the drain of the pulldown switch, a drain electrically connected to the drain of the main power switch, and a source electrically connected to the source of the pulldown switch.

2 . The power semiconductor device of claim 1 , wherein the main power switch is a first normally-off GaN transistor, wherein the pulldown switch is a normally-on GaN transistor, and wherein the second power switch is a second normally-off GaN transistor.

3 . The power semiconductor device of claim 2 , wherein the first normally-off GaN transistor, the normally-on GaN transistor and the second normally-off GaN transistor are monolithically integrated in the same GaN die.

4 . The power semiconductor device of claim 2 , wherein the first normally-off GaN transistor and the second normally-off GaN transistor have a same breakdown voltage, and wherein the second normally-off GaN transistor has a smaller area than the first normally-off GaN transistor.

5 . The power semiconductor device of claim 1 , wherein the voltage clamp device is a Zener diode, wherein a cathode of the Zener diode is electrically connected to the source of the pulldown switch, and wherein an anode of the Zener diode is electrically connected to the source of the main power switch.

6 . The power semiconductor device of claim 1 , wherein the voltage clamp device comprises:

a transistor;

a plurality of diodes electrically connected between a drain of the transistor and a gate of the transistor; and

a resistor electrically connected between a source of the transistor and the gate of the transistor,

wherein the drain of the transistor is electrically connected to the source of the pulldown switch,

wherein the source of the transistor is electrically connected to the source of the main power switch.

7 . The power semiconductor device of claim 1 , wherein the plurality of series-connected diodes comprises a plurality of series-connected ESD (electrostatic discharge) protection diodes.

8 . The power semiconductor device of claim 1 , wherein the clamp voltage is in a range of 600V to 900V.

9 . The power semiconductor device of claim 1 , wherein the voltage clamp circuit comprises a resistor electrically connected between the source and the drain of the pulldown switch.

10 . A power semiconductor device, comprising:

a main bidirectional power switch having a first source/drain, a second source/drain, a first gate, and a second gate; and

a voltage clamp circuit in parallel with the main bidirectional power switch and having a clamp voltage less than a breakdown voltage of the main bidirectional power switch,

wherein the voltage clamp circuit comprises:

a second bidirectional power switch having a first normally-off gate and a second normally-off gate;

a first normally-on pulldown switch, a first plurality of series-connected diodes, and a first voltage clamp device collectively configured to turn on the first normally-off gate of the second bidirectional power switch in response to an over voltage condition during unclamped inductive switching of the power semiconductor device; and

a second normally-on pulldown switch, a second plurality of series-connected diodes, and a second voltage clamp device collectively configured to turn on the second normally-off gate of the second bidirectional power switch in response to the over voltage condition.

11 . The power semiconductor device of claim 10 , wherein the first gate and the second gate of the main bidirectional power switch are each a normally-off gate.

12 . The power semiconductor device of claim 10 , wherein the first gate and the second gate of the main bidirectional power switch are each a normally-on gate.

13 . The power semiconductor device of claim 10 , wherein one of the first gate and the second gate of the main bidirectional power switch is a normally-off gate, and wherein the other one of the first gate and the second gate of the main bidirectional power switch is a normally-on gate.

14 . The power semiconductor device of claim 10 , wherein:

a normally-on gate of the first normally-on pulldown switch is electrically connected to the first source/drain of the main bidirectional power switch;

the first plurality of series-connected diodes is electrically connected between the second source/drain of the main bidirectional power switch and a drain of the first normally-on pulldown switch;

the first voltage clamp device is electrically connected between a source of the first normally-on pulldown switch and the first source/drain of the main bidirectional power switch;

a normally-on gate of the second normally-on pulldown switch is electrically connected to the second source/drain of the main bidirectional power switch;

the second plurality of series-connected diodes is electrically connected between the first source/drain of the main bidirectional power switch and a drain of the second normally-on pulldown switch;

the second voltage clamp device is electrically connected between a source of the second normally-on pulldown switch and the second source/drain of the main bidirectional power switch;

the first normally-off gate of the second bidirectional power switch is electrically connected to the drain of the first normally-on pulldown switch;

a first source/drain of the second bidirectional power switch is electrically connected to the source of the first normally-on pulldown switch;

the second normally-off gate of the second bidirectional power switch is electrically connected to the drain of the second normally-on pulldown switch; and

a second source/drain of the second bidirectional power switch is electrically connected to the source of the second normally-on pulldown switch.

15 . The power semiconductor device of claim 10 , wherein the first voltage clamp device is a first Zener diode, a cathode of the first Zener diode is electrically connected to a source of the first normally-on pulldown switch, and an anode of the first Zener diode is electrically connected to the first source/drain of the main bidirectional power switch, and wherein the second voltage clamp device is a second Zener diode, a cathode of the second Zener diode is electrically connected to a source of the second normally-on pulldown switch, and an anode of the second Zener diode is electrically connected to the second source/drain of the main bidirectional power switch.

16 . The power semiconductor device of claim 10 ,

wherein the first voltage clamp device comprises:

a first transistor;

a first plurality of diodes electrically connected between a drain of the first transistor and a gate of the first transistor; and

a first resistor electrically connected between a source of the first transistor and the gate of the first transistor,

wherein the second voltage clamp device comprises:

a second transistor;

a second plurality of diodes electrically connected between a drain of the second transistor and a gate of the second transistor; and

a second resistor electrically connected between a source of the second transistor and the gate of the second transistor,

wherein the drain of the first transistor is electrically connected to a source of the first normally-on pulldown switch,

wherein the source of the first transistor is electrically connected to the first source/drain of the main bidirectional power switch,

wherein the drain of the second transistor is electrically connected to a source of the second normally-on pulldown switch, and

wherein the source of the second transistor is electrically connected to the second source/drain of the main bidirectional power switch.

17 . The power semiconductor device of claim 10 , wherein the first plurality of series-connected diodes comprises a first plurality of series-connected ESD (electrostatic discharge) protection diodes, and wherein the second plurality of series-connected diodes comprises at a second plurality of series-connected ESD protection diodes.

18 . The power semiconductor device of claim 10 , wherein the clamp voltage is in a range of 600V to 900V.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 29, 2022
From: LEONG, KENNITH KIN
To: INFINEON TECHNOLOGIES AG
Reel/Frame 061901/0900 →
Continuity (1)
Related Publication 20240178830A1 · May 30, 2024
References Cited (84)
US 7164589B1 · Soldano et al. · 2007 [cited by applicant]
US 7595680B2 · Morita et al. · 2009 [cited by applicant]
US 7768758B2 · Maier et al. · 2010 [cited by applicant]
US 7825467B2 · Willmeroth et al. · 2010 [cited by applicant]
US 7852137B2 · Machida et al. · 2010 [cited by applicant]
US 7868353B2 · Machida et al. · 2011 [cited by applicant]
US 7875907B2 · Honea et al. · 2011 [cited by applicant]
US 8344424B2 · Suh et al. · 2013 [cited by applicant]
US 8487667B2 · Iwamura · 2013 [cited by applicant]
US 8604512B2 · Morita · 2013 [cited by applicant]
US 8649198B2 · Kuzumaki et al. · 2014 [cited by applicant]
US 8664690B1 · Chen et al. · 2014 [cited by applicant]
US 9276569B2 · Ikeda · 2016 [cited by applicant]
US 9443845B1 · Stafanov et al. · 2016 [cited by applicant]
US 10224924B1 · Leong · 2019 [cited by applicant]
US 10296033B2 · Adachi · 2019 [cited by applicant]
US 10411698B2 · Sato et al. · 2019 [cited by applicant]
US 10784853B2 · Leong · 2020 [cited by applicant]
US 10811525B2 · Kinoshita et al. · 2020 [cited by applicant]
US 10979032B1 · Leong et al. · 2021 [cited by applicant]
US 11088688B2 · Pala · 2021 [cited by applicant]
US 12051979B2 · Kanomata et al. · 2024 [cited by applicant]
US 12057828B2 · Leong et al. · 2024 [cited by applicant]
US 12081207B2 · Leong et al. · 2024 [cited by applicant]
US 20060145744A1 · Diorio et al. · 2006 [cited by applicant]
US 20090167411A1 · Machida et al. · 2009 [cited by applicant]
US 20090206363A1 · Machida et al. · 2009 [cited by applicant]
US 20100155775A1 · Gauthier et al. · 2010 [cited by applicant]
US 20110016440A1 · Bergmann · 2011 [cited by examiner]
US 20120026632A1 · Acharya · 2012 [cited by examiner]
US 20120139589A1 · Machida · 2012 [cited by examiner]
US 20120217542A1 · Morita · 2012 [cited by applicant]
US 20120262220A1 · Springett · 2012 [cited by applicant]
US 20120287688A1 · Fornage et al. · 2012 [cited by applicant]
US 20140085760A1 · Lui · 2014 [cited by examiner]
US 20140145208A1 · Rose et al. · 2014 [cited by applicant]
US 20140197448A1 · Galy et al. · 2014 [cited by applicant]
US 20140203289A1 · Liu et al. · 2014 [cited by applicant]
US 20140264431A1 · Lal · 2014 [cited by applicant]
US 20140374766A1 · Bahl et al. · 2014 [cited by applicant]
US 20150043116A1 · Weyers et al. · 2015 [cited by applicant]
US 20150180469A1 · Kim · 2015 [cited by applicant]
US 20150256163A1 · Weis · 2015 [cited by applicant]
US 20160079233A1 · Deboy et al. · 2016 [cited by applicant]
US 20160322485A1 · Padmanabhan et al. · 2016 [cited by applicant]
US 20160344381A1 · Cai · 2016 [cited by applicant]
US 20170047841A1 · Zojer et al. · 2017 [cited by applicant]
US 20170062419A1 · Rose et al. · 2017 [cited by applicant]
US 20170084600A1 · Isobe · 2017 [cited by applicant]
US 20170103978A1 · Prechtl et al. · 2017 [cited by applicant]
US 20170338809A1 · Stefanov et al. · 2017 [cited by applicant]
US 20180219008A1 · Prechtl et al. · 2018 [cited by applicant]
US 20190068181A1 · Leong · 2019 [cited by applicant]
US 20190199289A1 · Wei et al. · 2019 [cited by applicant]
US 20190252921A1 · Lethellier et al. · 2019 [cited by applicant]
US 20190326280A1 · Imam et al. · 2019 [cited by applicant]
US 20200098745A1 · Roig-Guitart · 2020 [cited by applicant]
US 20200287536A1 · Udrea et al. · 2020 [cited by applicant]
US 20200343167A1 · Othman et al. · 2020 [cited by applicant]
US 20210210481A1 · Guan et al. · 2021 [cited by applicant]
US 20220084916A1 · Sugiyama et al. · 2022 [cited by applicant]
US 20220157981A1 · Gupta et al. · 2022 [cited by applicant]
US 20220262960A1 · Schiele et al. · 2022 [cited by applicant]
US 20220416784A1 · Harrison · 2022 [cited by examiner]
US 20240072161A1 · Sharma · 2024 [cited by applicant]
CN 102640288A · 2012 [cited by applicant]
CN 105871365A · 2016 [cited by applicant]
EP 3249815A1 · 2017 [cited by applicant]
TW 200541073A · 2005 [cited by applicant]
WO 2005002054A1 · 2005 [cited by applicant]
WO 2017159559A1 · 2017 [cited by applicant]
WO 2021206065A1 · 2021 [cited by applicant]
Li, Xueqing, et al., “Medium Voltage Power Module Based on SiC JFETs”, IEEE Applied Power Electronics Conference and Exposition (APEC), Mar. 26, 2017, pp. 3033-3037. [cited by applicant]
Oladele, Olanrewaju Kabir, et al., “Optimizing Switching Performance of Cascade-Light SiC JFET Bidirectional Switch for Matrix Converter”, IEEE International Power Electronics and Application Conference and Exposition (… [cited by applicant]
“Industry's first 1200V Half Bridge Module based on GaN technology”, VisIC Techologies, https://www.psma.com/sites/default/files/uploads/tech-forums-semiconductor/presentations/is012-industrys-first-1200v-half-bridge-mo… [cited by applicant]
Chen, Ren-Yi, et al., “Study and Implementation of a Current-Fed Full-Bridge Boost DC-DC Converter With Zero-Current Switching for High-Voltage Applications”, IEEE Transactions on Industry Applications, vol. 44, No. 4, … [cited by applicant]
Chowdhury, Dilder, “GaN FETs: Why cascode?”, Sep. 30, 2020, pp. 1-6. [cited by applicant]
Friedli, Thomas, et al., Design and Performance of a 200-kHz All-SiC JFET Current DC-Link Back-to-Back Converter, IEEE Transactions on Industry Applications, vol. 45, No. 5, Sep./Oct. 2009, pp. 1868-1878. [cited by applicant]
Huber, Jonas Emanuel, “Automatic Reverse Blocking Bidirectional Switch”, U.S. Appl. No. 17/542,660, filed Dec. 6, 2021. [cited by applicant]
Kolar, J.W., et al., “Novel Three-Phase AC-DC-AC Sparse Matrix Converter”, IEEE, 2002, pp. 777-787. [cited by applicant]
Lindemann, A., “A New IGBT with Reverse Blocking Capability”, Entwurf fuer EPE Conference, European Conference on Power Electronics and Applications, Graz, Austria, 2001, Posted to Internet on Sep. 11, 2014, 2001, pp. 1… [cited by applicant]
Siemaszko, Daniel, et al., “Active Self-Switching Methods for Emerging Monolithic Bidirectional Switches Applied to Diode-Less Converters”, 2009 13th European Conference on Power Electronics and Applications, Sep. 8-10,… [cited by applicant]
Soeiro, Thiago B., et al., “Three-Phase Modular Multilevel Current Source Rectifiers For Electric Vehicle Battery Charging Systems”, IEEE, 2013, pp. 623-629. [cited by applicant]
Haehre, K., et al., “Switching Speed-Control of an Optimized Capacitor-Clamped Normally-On Silicon Carbide JFET Cascode”, 15th International Power Electronics and Motion Control Conference, EPE-PEMC 2012 ECCE Europe, No… [cited by applicant]