IP Library Granted Patent US 12,581,736
Granted Patent B2
US 12,581,736 · App. 18/073,046 · Granted Mar 17, 2026

TFT substrate and TFT substrate manufacturing method

Inventors: Hiroki Sugiyama (Tokyo, JP); Hiroshi Inamura (Tokyo, JP); Kaoru Taketa (Tokyo, JP); Yoshihide Ohue (Tokyo, JP)
Assignee: Magnolia White Corporation
H10D86/60G02F1/136227G02F1/136286G02F1/1368H10D30/6755H10D86/021H10D86/423H10D86/441G06V40/1318
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,581,736
App. No.
18/073,046
Granted
Mar 17, 2026
Kind
B2
Abstract

A TFT substrate includes a substrate, a plurality of transistors provided on the substrate and each including an oxide semiconductor layer, a plurality of scanning lines electrically coupled to gates of the transistors and extending in a first direction, a plurality of signal lines electrically coupled to the oxide semiconductor layers of the transistors and extending in a second direction intersecting the first direction, an insulating film covering the signal lines and the oxide semiconductor layers, and a coupling wire provided on the insulating film. At least one of the signal lines is separated in the second direction by a slit, and the coupling wire electrically couples one signal line and another signal line adjacent to each other in the second direction across the slit.

Claims (13)

1 . A TFT substrate comprising:

a substrate;

a plurality of transistors provided on the substrate and each including an oxide semiconductor layer;

a plurality of scanning lines electrically coupled to gates of the transistors and extending in a first direction;

a plurality of signal lines electrically coupled to the oxide semiconductor layers of the transistors and extending in a second direction intersecting the first direction;

an insulating film covering the signal lines and the oxide semiconductor layers; and

a coupling wire provided on the insulating film, wherein

at least one of the signal lines is separated in the second direction by a slit,

the coupling wire electrically couples one signal line and another signal line adjacent to each other in the second direction across the slit, and

under the coupling wire disposed overlapping no scanning lines, no conductor layer is provided but the insulating film is continuously provided between the one signal line and the other signal line adjacent to each other in the second direction across the slit.

2 . The TFT substrate according to claim 1 , further comprising a plurality of coupling wires, wherein the coupling wires are disposed in a manner aligned in the second direction over one of the signal lines, and are respectively provided over at least one region overlapping the slit of the signal line and a region of the signal line in which the slit is not provided.

3 . The TFT substrate according to claim 1 , wherein each of the coupling wires has the same width as the corresponding signal line.

4 . The TFT substrate according to claim 1 , wherein the signal lines are disposed in a layer above a layer of the scanning lines, and the coupling wire is disposed in a layer above a layer of the signal lines.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 2, 2025
From: JAPAN DISPLAY INC.
To: MAGNOLIA WHITE CORPORATION
Reel/Frame 071793/0491 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 1, 2022
From: SUGIYAMA, HIROKI; INAMURA, HIROSHI; TAKETA, KAORU; OHUE, YOSHIHIDE
To: JAPAN DISPLAY INC.
Reel/Frame 061945/0252 →
Priority Claims (1)
JP 2021-200411 · Dec 9, 2021 · national
Continuity (1)
Related Publication 20230187456A1 · Jun 15, 2023
References Cited (29)
US 5995178A · Fujikawa · 1999 [cited by examiner]
US 6633359B1 · Zhang · 2003 [cited by examiner]
US 20070002195A1 · Cho · 2007 [cited by applicant]
US 20070298554A1 · Long et al. · 2007 [cited by applicant]
US 20080308804A1 · Akimoto et al. · 2008 [cited by applicant]
US 20080308805A1 · Akimoto et al. · 2008 [cited by applicant]
US 20080308806A1 · Akimoto et al. · 2008 [cited by applicant]
US 20090008639A1 · Akimoto et al. · 2009 [cited by applicant]
US 20090239335A1 · Akimoto et al. · 2009 [cited by applicant]
US 20090305461A1 · Akimoto et al. · 2009 [cited by applicant]
US 20100025675A1 · Yamazaki et al. · 2010 [cited by applicant]
US 20100136743A1 · Akimoto et al. · 2010 [cited by applicant]
US 20110104851A1 · Akimoto et al. · 2011 [cited by applicant]
US 20110109532A1 · Choi · 2011 [cited by examiner]
US 20110117697A1 · Akimoto et al. · 2011 [cited by applicant]
US 20110121290A1 · Akimoto et al. · 2011 [cited by applicant]
US 20110163311A1 · Akimoto et al. · 2011 [cited by applicant]
US 20120280257A1 · Zhou · 2012 [cited by examiner]
US 20150340513A1 · Akimoto et al. · 2015 [cited by applicant]
US 20190051759A1 · Akimoto et al. · 2019 [cited by applicant]
US 20190326444A1 · Akimoto et al. · 2019 [cited by applicant]
US 20220069137A1 · Akimoto et al. · 2022 [cited by applicant]
JP 2001051303A · 2001 [cited by applicant]
JP 2007011261A · 2007 [cited by applicant]
JP 2007096055A · 2007 [cited by applicant]
JP 2007123861A · 2007 [cited by applicant]
JP 2008003610A · 2008 [cited by applicant]
JP 2010056546A · 2010 [cited by applicant]
Office Action issued in related Japanese Patent Application No. 2021-200411 issued on Sep. 9, 2025 and English translation of same. 8 pages. [cited by applicant]