IP Library Granted Patent US 12,669,940
Granted Patent B2
US 12,669,940 · App. 18/237,041 · Granted Jun 30, 2026

Error handling in asymmetric sub-blocks

Inventors: Raghavendra Gopalakrishnan (Bangalore, IN); Disha Gundecha (Pune, IN)
Assignee: SANDISK TECHNOLOGIES, INC.
G06F3/0616G06F3/0619G06F3/064G06F3/0679
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,669,940
App. No.
18/237,041
Filed
Aug 23, 2023
Granted
Jun 30, 2026
Kind
B2
Examiner
CHOE, YONG J
Art Unit
2135
USPC
711/154
Abstract

A storage device performs error handling using asymmetric blocks in a memory device. The memory may be divided into blocks of varying sizes. A controller on the storage device may process instructions by writing data to a first block on the memory device. If the controller determines an error occurred with a write operation to the first block and if the controller is unable to find a second block that is the same size as the first block, the controller may replace the first block with a second block that is larger than the first block. The controller may mark the second block and continue with the write operation.

Claims (27)

1 . A storage device to perform error handling using asymmetric blocks in a memory device, the storage device comprising:

a memory device to store data, wherein the memory device is divided into blocks of varying sizes; and

a controller to process instructions by writing to a first block on the memory device and determine when there is an error with a write operation to the first block, to replace the first block with a second block that is larger than the first block, to continue with the write operation, and to mark the second block, wherein the first block and the second block are programmed in a same format to store a given number of bits per cell and wherein the controller marks the second block by setting a bit associated with the second block to indicate an uneven size of the second block in a jumbo block configuration.

2 . The storage device of claim 1 , wherein the error is one of a program failure and an erase failure.

3 . The storage device of claim 1 , wherein the controller continues the write operation by copying contents from the first block to the second block.

4 . The storage device of claim 1 , wherein the controller pads available space in the second block and closes the second block after the jumbo block is closed.

5 . The storage device of claim 1 , wherein the controller replaces the first block with the second block by updating a relink table with the second block.

6 . A storage device to perform error handling using asymmetric blocks in a memory device, the storage device comprising:

a memory device to store data, wherein the memory device is divided into blocks of varying sizes; and

a controller to fold data to a first jumbo block on the memory device, perform an integrity check on the first jumbo block, determine when there is an error during the integrity check, replace a first block in the first jumbo block with a second block that is larger than the first block, perform a refold operation to a second jumbo block and close the second jumbo block if the refold operation is successful, wherein the first block and the second block are programmed in a same format to store a given number of bits per cell and wherein the controller sets a bit associated with the second block to indicate an uneven size of the second block in the first jumbo block.

7 . The storage device of claim 6 , wherein the error is an erase-program-read-write error.

8 . The storage device of claim 6 , wherein the controller replaces the first block with the second block by updating a relink table with the second block.

9 . The storage device of claim 6 , wherein the controller releases the first jumbo block.

10 . The storage device of claim 6 , wherein in closing the second jumbo block, the controller checks for uneven blocks in the second jumbo block and pads extra space in an uneven block in the second jumbo block.

11 . The storage device of claim 6 , wherein the controller maintains content in a logical-to-physical table and parity content at end of blocks.

12 . A method for using asymmetric blocks during exception handling in a storage device, the storage device having a memory device to store data and a controller to process data on the memory device, the method comprises:

processing, by the controller, data on a first block on the memory device, wherein the first block is programmed in a format to store a given number of bits per cell;

determining, by the controller, when there is an error with the processing;

replacing, by the controller, the first block with a second block that is larger than the first block, wherein the second block is programmed in the same format as the first block;

continuing, by the controller, with the processing;

marking, by the controller, the second block by setting a bit associated with the second block to indicate an uneven size of the second block in a jumbo block; and

padding available space in the second block, and closing the second block after the jumbo block is closed.

13 . The method of claim 12 , wherein when the error is one of a program failure and an erase failure, the processing comprises writing the data to the first block, and the continuing comprises updating a relink table with the second block and continuing a write operation by copying contents from the first block to the second block.

14 . The method of claim 12 , wherein when the error is an erase-program-read-write error, the processing comprises folding data to a first jumbo block on the memory device, performing an integrity check on the first jumbo block, and determining when there is the error during the integrity check on the first block in the first jumbo block.

15 . The method of claim 14 , wherein replacing further comprises releasing the first jumbo block.

16 . The method of claim 14 , wherein continuing comprises performing a refold operation to a second jumbo block and closing the second jumbo block if the refold operation is successful.

17 . The method of claim 16 , wherein closing the second jumbo block comprises checking for uneven blocks in the second jumbo block and padding extra space in an uneven block in the second jumbo block.

Assignments (8)
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
PATENT COLLATERAL AGREEMENT Recorded Aug 23, 2024
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 068762/0494 →
CHANGE OF NAME Recorded Jun 27, 2024
From: SANDISK TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067982/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067567/0682 →
PATENT COLLATERAL AGREEMENT - DDTL Recorded Nov 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 065657/0158 →
PATENT COLLATERAL AGREEMENT- A&R Recorded Nov 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 065656/0649 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 23, 2023
From: GOPALAKRISHNAN, RAGHAVENDRA; GUNDECHA, DISHA
To: WESTERN DIGITAL TECHNOLOGIES, INC.,
Reel/Frame 064677/0867 →
Continuity (2)
Provisional Application 63461400 · Apr 24, 2023
Related Publication 20240354007A1 · Oct 24, 2024
References Cited (10)
US 10354737B2 · Hu · 2019 [cited by applicant]
US 10832790B1 · Bhatnagar · 2020 [cited by applicant]
US 10861581B2 · Park · 2020 [cited by examiner]
US 10929285B2 · R · 2021 [cited by applicant]
US 11456050B2 · Chandramani · 2022 [cited by applicant]
US 20080112238A1 · Kim · 2008 [cited by examiner]
US 20150103883A1 · Wu · 2015 [cited by examiner]
US 20200040980A1 · Steven · 2020 [cited by applicant]
US 20220413699A1 · Luo · 2022 [cited by examiner]
Chen Tseng-Yi, Yuan-Hao Chang, Chien-Chung Ho, Shuo-Han Chen; Enabling Sub-blocks Erase Management to Boost the Performance of 3D Nand Flash Memory; 2016, in Proceedings of the 53rd Annual Design Automation Conference J… [cited by applicant]