IP Library Patent Application 18361061
Patent Application
App. No. 18/361,061

ELECTROLYTIC CAPACITORS HAVING ENCLOSURES THAT ENABLE THE CAPACITORS TO BE SURFACE MOUNTED TO A SUBSTRATE

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
18/361,061
Abstract

A semiconductor package includes a substrate that defines an opening. The substrate includes multiple solder pads on opposite sides of the opening. An electrolytic capacitor is horizontally positioned within the opening. The electrolytic capacitor includes or is otherwise associated with an enclosure that at least partially surrounds the electrolytic capacitor. The enclosure includes or defines a support bar that extends from a distal end of the enclosure. Leads of the electrolytic capacitor are soldered to a first set of solder pads on one side of the opening while the support bar is soldered to a solder pad on another side of the opening. The support bar maintains a position of the electrolytic capacitor within the opening.

Claims (35)

1 . A semiconductor package, comprising:

a substrate defining an opening;

a first solder pad provided on a surface of the substrate at a proximal side of the opening;

a second solder pad provided on the surface of the substrate proximate to the first solder pad;

a third solder pad provided on the surface of the substrate at a distal side of the opening;

an electrolytic capacitor horizontally disposed within the opening and comprising a first lead electrically coupled to the first solder pad and a second lead electrically coupled to the second solder pad; and

a solderable pin extending from an enclosure associated with the electrolytic capacitor and coupled to the third solder pad.

2 . The semiconductor package of claim 1 , wherein the electrolytic capacitor is a liquid electrolytic capacitor.

3 . The semiconductor package of claim 2 , wherein the enclosure comprises a thermal isolation material that substantially surrounds the electrolytic capacitor.

4 . The semiconductor package of claim 1 , wherein the electrolytic capacitor is a solid electrolytic capacitor.

5 . The semiconductor package of claim 4 , wherein the enclosure at least partially surrounds a distal end of the electrolytic capacitor.

6 . The semiconductor package of claim 1 , wherein the solderable pin is comprised of one or more of copper and tin.

7 . The semiconductor package of claim 1 , wherein the first lead is electrically coupled to the first solder pad, the second lead is electrically coupled to the second solder pad, and the solderable pin is electrically coupled to the third solder pad by reflow soldering.

8 . The semiconductor package of claim 1 , wherein the solderable pin provides support for the electrolytic capacitor.

9 . A semiconductor package, comprising:

a printed circuit board defining an opening;

an electrolytic capacitor horizontally disposed within the opening and comprising a first lead and a second lead extending from a proximal end of the electrolytic capacitor; and

an enclosure surrounding at least a distal end of the electrolytic capacitor and defining a support bar, wherein the first lead, the second lead and the support bar are soldered to respective solder pads provided on a surface of the printed circuit board.

10 . The semiconductor package of claim 9 , wherein the electrolytic capacitor is a liquid electrolytic capacitor.

11 . The semiconductor package of claim 10 , wherein the enclosure comprises a thermal isolation material.

12 . The semiconductor package of claim 9 , wherein the electrolytic capacitor is a solid electrolytic capacitor.

13 . The semiconductor package of claim 9 , wherein the support bar is comprised of one or more of copper and tin.

14 . The semiconductor package of claim 9 , wherein the support bar provides support for the distal end of the electrolytic capacitor.

15 . A semiconductor package, comprising:

a substrate defining an opening;

a first connection means provided at a proximal side of the opening;

a second connection means provided proximate to the first connection means;

a third connection means provided at a distal side of the opening;

an electrolytic capacitor horizontally disposed within the opening and comprising a first lead and a second lead; and

a support means extending from an enclosure means associated with the electrolytic capacitor, wherein the first lead, the second lead and the support means are soldered to the first connection means, the second connection means and the third connection means respectively by a reflow soldering process.

16 . The semiconductor package of claim 15 , wherein the electrolytic capacitor has a capacitance of at least one-thousand microfarads (μF).

17 . The semiconductor package of claim 15 , wherein a height of the semiconductor package is less than approximately 6.8 mm.

18 . The semiconductor package of claim 15 , wherein the electrolytic capacitor is a liquid electrolytic capacitor.

19 . The semiconductor package of claim 18 , wherein the enclosure means comprises a thermal isolation material.

20 . The semiconductor package of claim 15 , wherein the electrolytic capacitor is a solid electrolytic capacitor.

Assignments (8)
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
PATENT COLLATERAL AGREEMENT Recorded Aug 23, 2024
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 068762/0494 →
CHANGE OF NAME Recorded Jun 27, 2024
From: SANDISK TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067982/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067567/0682 →
PATENT COLLATERAL AGREEMENT - DDTL Recorded Nov 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 065657/0158 →
PATENT COLLATERAL AGREEMENT- A&R Recorded Nov 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 065656/0649 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 28, 2023
From: WANG, FEI; UN, TAN CHONG; XU, HUI; MONG, DEREK
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 064421/0312 →