IP Library Granted Patent US 12,396,278
Granted Patent B2
US 12,396,278 · App. 18/634,620 · Granted Aug 19, 2025

Semiconductor device, method of manufacturing a semiconductor device, solid-state imaging device, and electronic apparatus

Inventors: Hideaki Togashi (Kanagawa, JP); Kosuke Nakanishi (Kanagawa, JP)
Assignee: Sony Group Corporation
H10F39/80373H01L23/481H10D30/63H10D62/151H10D64/513H10D64/518H10D84/0142H10D84/016H10D84/038H10D84/83H10F39/014H10F39/182H10F39/192H10F39/811H10F39/812H10D30/60H10D84/013H10D88/101H10F39/199
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,396,278
App. No.
18/634,620
Granted
Aug 19, 2025
Kind
B2
Abstract

A semiconductor device of the present disclosure includes: a semiconductor element disposed on a first surface side of a semiconductor substrate; a through-electrode that is provided through the semiconductor substrate in a thickness direction of the semiconductor substrate and introduces charge obtained in the semiconductor element to a second surface side of the semiconductor substrate; and an amplifier transistor that outputs an electrical signal based on the charge introduced by the through-electrode, the amplifier transistor using the through-electrode as a gate electrode and including a source region and a drain region around the through-electrode.

Claims (33)

1. A semiconductor device, comprising:

a semiconductor substrate having a light incident side and a second side opposite to the light incident side;

a semiconductor element disposed on the light incident side of the semiconductor substrate;

an amplifier transistor, wherein a gate electrode of the amplifier transistor is disposed on the second side of the semiconductor substrate; and

a drain region of the amplifier transistor disposed on the light incident side of the semiconductor substrate, wherein a power supply potential VDD is applied to the drain region from a power supply line via a wire.

2. The semiconductor device according to claim 1 , wherein a diffusion layer is a drain of a selection transistor.

3. The semiconductor device according to claim 1 , wherein the gate electrode comprises a through-electrode.

4. The semiconductor device according to claim 3 , wherein the through-electrode is disposed through the semiconductor substrate in a depth direction of the semiconductor substrate and introduces charge obtained in the semiconductor element to the second side of the semiconductor substrate.

5. The semiconductor device according to claim 3 , wherein the through-electrode is composed of a conductor that penetrates the semiconductor substrate and a separation layer that electrically separates the conductor and the semiconductor substrate.

6. The semiconductor device according to claim 5 , wherein the conductor includes at least one layer in a length direction and is formed of at least one type of electric conductor material.

7. The semiconductor device according to claim 1 , wherein the semiconductor element comprises a photoelectric conversion film sandwiched between two transparent electrodes.

8. The semiconductor device according to claim 1 , wherein an insulating film is between the semiconductor element and the semiconductor substrate.

9. An electronic apparatus, comprising:

a solid-state imaging device including:

a semiconductor substrate having a light incident side and a second side opposite to the light incident side;

a semiconductor element disposed on the light incident side of the semiconductor substrate;

an amplifier transistor, wherein a gate electrode of the amplifier transistor is disposed on the second side of the semiconductor substrate; and

a drain region of the amplifier transistor disposed on the light incident side of the semiconductor substrate, wherein a power supply potential VDD is applied to the drain region from a power supply line via a wire.

10. The electronic apparatus according to claim 9 , wherein the gate electrode comprises a through electrode, and wherein the through-electrode is disposed through the semiconductor substrate in a depth direction of the semiconductor substrate and introduces charge obtained in the semiconductor element to the second side of the semiconductor substrate.

11. The electronic apparatus according to claim 10 , wherein the through-electrode is composed of a conductor that penetrates the semiconductor substrate and a separation layer that electrically separates the conductor and the semiconductor substrate.

12. The electronic apparatus according to claim 9 , wherein the semiconductor element comprises a photoelectric conversion film sandwiched between two transparent electrodes.

13. The electronic apparatus according to claim 9 , wherein an insulating film is between the semiconductor element and the semiconductor substrate.

14. A solid-state imaging device including:

a semiconductor substrate having a light incident side and a second side opposite to the light incident side;

a semiconductor element disposed on the light incident side of the semiconductor substrate;

an amplifier transistor, wherein a gate electrode of the amplifier transistor is disposed on the second side of the semiconductor substrate; and

a drain region of the amplifier transistor disposed on the light incident side of the semiconductor substrate, wherein a power supply potential VDD is applied to the drain region from a power supply line via a wire.

15. The solid-state imaging device according to claim 14 , wherein the gate electrode comprises a through-electrode, and wherein the through-electrode is disposed through the semiconductor substrate in a depth direction of the semiconductor substrate and introduces charge obtained in the semiconductor element to the second side of the semiconductor substrate.

16. The solid-state imaging device according to claim 14 , wherein a diffusion layer is a drain of a selection transistor.

17. The solid-state imaging device according to claim 15 , wherein the through-electrode is composed of a conductor that penetrates the semiconductor substrate and a separation layer that electrically separates the conductor and the semiconductor substrate.

18. The solid-state imaging device according to claim 17 , wherein the conductor includes at least one layer in a length direction and is formed of at least one type of electric conductor material.

19. The solid-state imaging device according to claim 14 , wherein the semiconductor element comprises a photoelectric conversion film sandwiched between two transparent electrodes.

20. The solid-state imaging device according to claim 14 , wherein an insulating film is between the semiconductor element and the semiconductor substrate.

Assignments (2)
CHANGE OF NAME Recorded Jul 21, 2025
From: SONY CORPORATION
To: SONY GROUP CORPORATION
Reel/Frame 072039/0132 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 17, 2024
From: TOGASHI, HIDEAKI; NAKANISHI, KOSUKE
To: SONY CORPORATION
Reel/Frame 067140/0462 →
Priority Claims (1)
JP 2016-022717 · Feb 9, 2016 · national
Continuity (2)
Continuation 16074669
Related Publication 20240266379A1 · Aug 8, 2024
References Cited (31)
US 5554870A · Fitch et al. · 1996 [cited by applicant]
US 8492903B2 · Bartley et al. · 2013 [cited by applicant]
US 11961865B2 · Togashi et al. · 2024 [cited by applicant]
US 20070215204A1 · Maehara · 2007 [cited by applicant]
US 20080265352A1 · Akiyoshi · 2008 [cited by applicant]
US 20090090903A1 · Kim et al. · 2009 [cited by applicant]
US 20110042723A1 · Mabuchi · 2011 [cited by applicant]
US 20120211829A1 · Bartley et al. · 2012 [cited by applicant]
US 20130264467A1 · Hong et al. · 2013 [cited by applicant]
US 20150115339A1 · Tamaki · 2015 [cited by examiner]
US 20150200152A1 · Kang et al. · 2015 [cited by applicant]
CN 104981906 · 2015 [cited by applicant]
DE 19807776 · 1999 [cited by applicant]
JP 2008258316 · 2008 [cited by applicant]
JP 2015038931 · 2015 [cited by applicant]
JP 2016009777 · 2016 [cited by applicant]
WO WO2015137147 · 2015 [cited by applicant]
International Search Report and Written Opinion for International (PCT) Patent Application No. PCT/JP2016/082572, dated Dec. 27, 2016, 6 pages. [cited by applicant]
Official Action for U.S. Appl. No. 16/074,669, dated Dec. 9, 2019, 10 pages. Restriction Requirement. [cited by applicant]
Official Action for U.S. Appl. No. 16/074,669, dated Feb. 20, 2020, 11 pages. [cited by applicant]
Official Action for U.S. Appl. No. 16/074,669, dated Jun. 12, 2020, 10 pages. [cited by applicant]
Official Action for U.S. Appl. No. 16/074,669, dated Oct. 29, 2020, 9 pages. [cited by applicant]
Official Action for U.S. Appl. No. 16/074,669, dated Feb. 23, 2021, 9 pages. [cited by applicant]
Official Action for U.S. Appl. No. 16/074,669, dated Nov. 3, 2021, 10 pages. [cited by applicant]
Official Action for U.S. Appl. No. 16/074,669, dated Feb. 17, 2022, 11 pages. [cited by applicant]
Official Action for U.S. Appl. No. 16/074,669, dated May 24, 2022, 11 pages. [cited by applicant]
Official Action for U.S. Appl. No. 16/074,669, dated Oct. 14, 2022, 12 pages. [cited by applicant]
Official Action for U.S. Appl. No. 16/074,669, dated Feb. 9, 2023, 6 pages. [cited by applicant]
Official Action for U.S. Appl. No. 16/074,669, dated May 30, 2023, 10 pages. [cited by applicant]
Official Action for U.S. Appl. No. 16/074,669, dated Aug. 29, 2023, 6 pages. [cited by applicant]
Notice of Allowance for U.S. Appl. No. 16/074,669, dated Dec. 18, 2023, 5 pages. [cited by applicant]