IP Library › Granted Patent US 12,635,440
Granted Patent B2
US 12,635,440 · App. 18/768,449 · Granted May 19, 2026

Semiconductor processing tool and methods of operation

Inventors: Ji Cui (Bolingbrook, IL); Chih Hung Chen (Hsinchu City, TW); Liang-Guang Chen (Hsinchu City, TW); Kei-Wei Chen (Tainan City, TW)
Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
H10P52/403H10P72/0412H10P72/0414H10W20/081
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,635,440
App. No.
18/768,449
Granted
May 19, 2026
Kind
B2
Abstract

A semiconductor processing tool includes a cleaning chamber configured to perform a post-chemical mechanical polishing/planarization (post-CMP) cleaning operation in an oxygen-free (or in a near oxygen-free) manner. An inert gas may be provided into the cleaning chamber to remove oxygen from the cleaning chamber such that the post-CMP cleaning operation may be performed in an oxygen-free (or in a near oxygen-free) environment. In this way, the post-CMP cleaning operation may be performed in an environment that may reduce oxygen-causing corrosion of metallization layers and/or metallization structures on and/or in the semiconductor wafer, which may increase semiconductor processing yield, may decrease semiconductor processing defects, and/or may increase semiconductor processing quality, among other examples.

Claims (54)

1 . A method, comprising:

transferring via an opening in a side of a hermetically sealed enclosure of a chamber, a semiconductor wafer into the chamber and onto a stage in the hermetically sealed enclosure;

providing, via one or more nozzles of the chamber, an inert gas to purge oxygen from the chamber to reduce oxygen concentration to be at or below a threshold oxygen concentration,

wherein the one or more nozzles comprises:

a first nozzle and a second nozzle, of the hermetically sealed enclosure, configured to provide the inert gas at different directions onto a wafer stage, or

a third nozzle, of a cleaning head of the chamber, configured to provide the inert gas onto the wafer stage; and

performing, after removing oxygen from the chamber, a cleaning operation in the chamber.

2 . The method of claim 1 , wherein the first nozzle and the second nozzle are on a first same side of the hermetically sealed enclosure.

3 . The method of claim 2 , wherein the one or more nozzles comprises the third nozzle and a fourth nozzle, wherein the third nozzle and the fourth nozzle are on a second same side of the hermetically sealed enclosure and are configured to provide the inert gas at different directions onto the wafer stage.

4 . The method of claim 3 , wherein the first same side is opposite to the second same side.

5 . The method of claim 3 , wherein the first same side is adjacent to the second same side.

6 . The method of claim 1 , wherein the cleaning head is located above the wafer stage.

7 . The method of claim 1 , wherein performing the cleaning operation in the chamber comprises:

rotating a brush against the semiconductor wafer positioned on the wafer stage in the chamber.

8 . The method of claim 1 , wherein performing the cleaning operation in the chamber comprises:

dispensing, via the third nozzle, a cleaning agent onto the semiconductor wafer positioned on the wafer stage.

9 . A method, comprising:

performing a chemical-mechanical polishing/planarization (CMP) operation to planarize one or more metallization layers of a semiconductor wafer in a first chamber;

transferring, via an opening in a side of a hermetically sealed enclosure of a second chamber, the semiconductor wafer into the second chamber and onto a stage in the hermetically sealed enclosure;

removing, via a first set of nozzles of the second chamber, oxygen from the second chamber;

performing, after removing oxygen from the second chamber and using a first cleaning mechanism, a first cleaning operation on the semiconductor wafer in the second chamber;

transferring the semiconductor wafer to a third chamber;

removing, via a second set of nozzles of the third chamber, oxygen from the third chamber; and

performing, after removing oxygen from the third chamber and using a second cleaning mechanism different from the first cleaning mechanism, a second cleaning operation on the semiconductor wafer in the third chamber.

10 . The method of claim 9 , wherein at least one of:

the first set of nozzles comprises:

a first nozzle configured to provide an inert gas at a diagonal or angular direction with respect to the second chamber, and

a second nozzle configured to provide the inert gas at a downward or vertical direction with respect the second chamber or the third chamber, or

the second set of nozzles comprises:

a third nozzle configured to provide the inert gas at a diagonal or angular direction with respect to at least one of the second chamber or the third chamber, and

a fourth nozzle configured to provide the inert gas at a downward or vertical direction with respect to at least one of the second chamber or the third chamber.

11 . The method of claim 10 , wherein at least one of:

the first nozzle and the second nozzle are on a same side of the second chamber, and

the third nozzle and the fourth nozzle are on a same side of the third chamber.

12 . The method of claim 10 , wherein at least one of:

the first nozzle and the second nozzle are on different sides of the second chamber, and

the third nozzle and the fourth nozzle are on a same side of the third chamber.

13 . The method of claim 9 , wherein at least one of:

the first set of nozzles comprises a single nozzle of a cleaning head of the second chamber, or

the second set of nozzles comprises the single nozzle.

14 . The method of claim 9 , wherein at least one of the first cleaning mechanism or the second cleaning mechanism is a brush configured to rotate against the semiconductor wafer.

15 . The method of claim 9 , wherein at least one of the first cleaning mechanism or the second cleaning mechanism is a cleaning pen configured to dispense a liquid onto the semiconductor wafer.

16 . A chamber, comprising:

an enclosure comprising an opening, at a side of the enclosure, to receive a semiconductor wafer;

a wafer stage, in the enclosure, configured to support the semiconductor wafer;

one or more nozzles comprising:

a first nozzle and a second nozzle, of the enclosure, configured to provide inert gas at different directions onto the semiconductor wafer positioned on the wafer stage, or

a third nozzle, of a cleaning head of the chamber, configured to provide the inert gas onto the semiconductor wafer positioned on the wafer stage; and

a controller configured to cause the one or more nozzles to be provided into the chamber to reduce oxygen concentration to be at or below a threshold oxygen concentration.

17 . The chamber of claim 16 , further comprising:

a brush configured to spin and/or rotate against the semiconductor wafer positioned on the wafer stage.

18 . The chamber of claim 16 , wherein the cleaning head comprises a cleaning pen configured to dispense a cleaning agent against the semiconductor wafer positioned on the wafer stage.

19 . The chamber of claim 18 , wherein the cleaning pen comprises a plurality of inlets connected to the third nozzle, wherein the plurality of inlets comprises a first inlet for receiving the inert gas, and a second inlet for receiving the cleaning agent.

20 . The method of claim 1 , wherein the cleaning head further comprises a cleaning pen configured to mechanically or physically clean the semiconductor wafer positioned on the wafer stage.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 10, 2024
From: CUI, JI; CHEN, CHIH HUNG; CHEN, LIANG-GUANG; CHEN, KEI-WEI
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 067950/0974 →
Continuity (3)
Continuation 17446248 · Aug 27, 2021
Provisional Application 63166067 · Mar 25, 2021
Related Publication 20240363361A1 · Oct 31, 2024
References Cited (31)
US 6315858B1 · Shinozuka et al. · 2001 [cited by applicant]
US 6410440B1 · Drill et al. · 2002 [cited by applicant]
US 6494220B1 · Matsuda et al. · 2002 [cited by applicant]
US 9460945B2 · Nakada et al. · 2016 [cited by applicant]
US 10832917B2 · Canaperi et al. · 2020 [cited by applicant]
US 11189511B2 · Reuter et al. · 2021 [cited by applicant]
US 11244844B2 · Reuter et al. · 2022 [cited by applicant]
US 20010043989A1 · Akimoto et al. · 2001 [cited by applicant]
US 20020036004A1 · Shih · 2002 [cited by applicant]
US 20030136512A1 · Yamamoto · 2003 [cited by applicant]
US 20030137052A1 · Horiuchi · 2003 [cited by examiner]
US 20040009670A1 · Preusse · 2004 [cited by examiner]
US 20040086430A1 · Mayeda et al. · 2004 [cited by applicant]
US 20040142564A1 · Mullee et al. · 2004 [cited by applicant]
US 20070072353A1 · Wu · 2007 [cited by examiner]
US 20080006299A1 · Orii · 2008 [cited by examiner]
US 20100175781A1 · Kisakibaru et al. · 2010 [cited by applicant]
US 20120131815A1 · Kraus · 2012 [cited by examiner]
US 20120247516A1 · Sato · 2012 [cited by examiner]
US 20140026926A1 · Semmelrock et al. · 2014 [cited by applicant]
US 20140182628A1 · Ishibashi · 2014 [cited by examiner]
US 20140273454A1 · Huang · 2014 [cited by examiner]
US 20160296984A1 · Murata et al. · 2016 [cited by applicant]
US 20160379848A1 · Yanagisawa · 2016 [cited by examiner]
US 20170178918A1 · Gyulai · 2017 [cited by applicant]
US 20180174868A1 · Sugihara · 2018 [cited by applicant]
US 20180358230A1 · Canaperi · 2018 [cited by examiner]
US 20180358239A1 · Senn et al. · 2018 [cited by applicant]
US 20190206708A1 · Woo et al. · 2019 [cited by applicant]
US 20210134605A1 · Nakayama et al. · 2021 [cited by applicant]
US 20220310404A1 · Cui et al. · 2022 [cited by applicant]