IP Library › Granted Patent US 6,963,126
Granted Patent B2
US 6,963,126 · App. 09/809,923 · Granted Nov 8, 2005

Semiconductor device with under-fill material below a surface of a semiconductor chip

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,963,126
App. No.
09/809,923
Granted
Nov 8, 2005
Kind
B2
Abstract

AS conductive patterns 11 A to 11 D are formed burying in a insulating resin 10 and a conductive foil 20 is formed being half-etched, thickness of the device is made thin. As an electrode for radiation 11 D is provided, a semiconductor device superior in radiation is provided.

Claims (37)

1. A semiconductor device comprising:

a semiconductor chip having bonding electrodes;

a plurality of pads, each pad facing a respective bonding electrode of the semiconductor chip, the semiconductor chip coupled in a face down position to the pads;

an under-fill material provided at least below a lower face of the semiconductor chip;

an insulating resin disposed over an entire upper surface of the semiconductor chip and sealing the semiconductor chip such that the insulating resin covers at least part of the under-fill material; and

a trench between adjacent pads that extends lower than a bottom surface of the pads.

2. A semiconductor device according to claim 1 , further comprising:

a conductive path integrally connected with a respective pad; and

an external connection electrode provided to the conductive path, wherein the under-fill material is provided at least at a lower face of said semiconductor chip while exposing a back face of said external connection electrode.

3. A semiconductor device according to claim 1 , further comprising:

a connection means connecting said semiconductor chip, and each of said pads being a brazing material, conductive paste, or anisotropic resin.

4. A semiconductor device according to claim 1 , wherein a side face of said pads comprises a curved structure.

5. A semiconductor device according to claim 1 , further comprising an electrode for heat radiation provided below said semiconductor chip, wherein said under-fill material is at least between the lower face of said semiconductor chip and the electrodes and beside the electrodes.

6. A semiconductor device according to claim 5 , wherein said under-fill material comes up to a side face of the semiconductor chip and fills in a trench between adjacent pads and a trench between said pad facing the bonding electrode and said electrode for heat radiation.

7. A semiconductor device according to claim 5 , further comprising:

a conductive path integrally connected with said pad;

an external connection electrode provided to the conductive path, the external connection electrode surrounding the electrode for heat radiation,

wherein said insulating resin seals said semiconductor chip, while exposing a back face of said external connection electrode and a back face of said under-fill material.

8. A semiconductor device according to claim 7 , wherein said under-fill material comes up to a side face of the semiconductor chip and fills in a trench between adjacent said pads, a trench between adjacent said conductive paths, and a trench between said external connection electrode and said electrode for heat radiation.

9. A semiconductor device according to claim 3 , wherein a side face of said pad, the conductive path integrally connected with said pad, and the external connection electrode have a curved structure.

10. A semiconductor device according to claim 1 , wherein the insulating resin is disposed over and seals said semiconductor chip while leaving a back face of said pads and a back face of said under-fill material without the insulating resin.

11. The semiconductor device of claim 1 wherein the trench is filled with the under-fill material.

12. The semiconductor device of claim 1 wherein a bottom surface of the semiconductor chip device is covered by an insulating film with openings, each of which has substantially the same shape, and wherein the pads are exposed from the openings.

13. The semiconductor device of claim 1 wherein the under-fill material is formed separately from the insulating resin.

14. A semiconductor device comprising:

a semiconductor chip oriented in a face-down position and having electrical contacts on a bottom face adapted for coupling to conductive paths;

a heat radiating pad separated by a gap from the semiconductor chip bottom face and electrically separated from the conductive paths by a trench that extends lower than a bottom surface of the heat radiating pad and a bottom surface of the conductive paths, and

an under-fill material provided at least below the lower face of the semiconductor chip and filling the gap,

wherein the under-fill material supports the semiconductor chip, the heat radiating pad and the semiconductor chip.

15. The semiconductor device of claim 14 , wherein an insulating resin is disposed over an entire upper surface of the semiconductor chip and seals the semiconductor chip.

16. A semiconductor device comprising:

a semiconductor chip oriented in a face-down position and having electrical contacts on a bottom face adapted for coupling to conductive paths;

a heat radiating pad separated by a gap from the semiconductor chip bottom face and electrically separated from the conductive paths;

a trench that extends lower than a lower surface of the heat radiating pad;

an under-fill material provided at least below the lower face of the semiconductor chip and filling the both the gap and the trench;

an insulating resin on an entire upper surface of the semiconductor chip and sealing the semiconductor chip,

wherein the under-fill material fills the trenches and the gap between the lower face of the semiconductor chip and an upper surface of the heat radiating electrode.

Assignments (5)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
ASSIGNMENT OF 50% INTEREST Recorded Jan 8, 2016
From: SANYO ELECTRIC CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 037464/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 16, 2001
From: SAKAMOTO, NORIAKI; KOBAYASHI, YOSHIYUKI; SAKAMOTO, JUNJI; OKADA, YUKIO; IGARASHI, YUSUKE; MAEHARA, EIJU; TAKAHASHI, KOUJI
To: SANYO ELECTRICL CO., LTD.
Reel/Frame 011625/0577 →
Priority Claims (1)
JP 2000-269464 · Sep 6, 2000 · national
Continuity (1)
Related Publication 20020048828A1 · Apr 25, 2002