IP Library Granted Patent US 7,035,993
Granted Patent B2
US 7,035,993 · App. 10/063,278 · Granted Apr 25, 2006

Flash memory data access method and configuration employing logical-to-virtual and virtual-to-physical sector mapping

Assignee: SimpleTech, Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,035,993
App. No.
10/063,278
Granted
Apr 25, 2006
Kind
B2
Abstract

A flash memory configuration and access method having a particular conversion method that uses the page or the sector in each flash memory block instead of the block that is commonly used as the base of the data conversion storage to store data. When data is written into the physical flash block of the flash memory, the original logic sector information can be preserved. The data is written into the same block of the flash memory in a manner according to the sequence as it is received instead of the sequence of the logic sector. Therefore, the block position does not move to refresh the block content until the physical block is full. Consequently, the number of times to move the physical block of the flash memory can be reduced to increase the lifetime of the flash memory. Moreover, since the number of times to erase is reduced, so that the writing speed can speed up to improve the operation efficiency.

Claims (25)

1. A flash memory data access method, for data access between a host and a flash memory device, wherein the host sequentially accesses data by using a plurality of logical elements stored in a logical portion, wherein the host writes data to the flash memory device by providing the plurality of logical elements, and the flash memory device includes a physical portion, wherein the physical portion comprises a plurality of physical elements for storing data, wherein the method comprises:

mapping logical elements of the logical portion to virtual elements of a virtual portion of the flash memory device;

creating a virtual-to-physical (VP) table, which maps virtual units of the virtual portion to physical units of the physical portion; and

creating a screen element table if the logical elements provided by the host are out of sequence, wherein the screen element table maps the virtual elements in each one of the virtual units to the physical elements of a physical unit corresponding to the virtual unit,

wherein the screen element table has a table data structure,

wherein the VP table and the screen element table exist in separate tables,

wherein, if the logical elements provided by the host are in sequence, the logical elements requested by the host are mapped to physical elements via the VP table by unit,

wherein, if the logical elements provided by the host are out of sequence, the logical elements requested by the host are mapped to physical elements first via the VP table by unit and subsequently via the screen element table by element, and

wherein an empty physical element of the physical elements is written in response to a request from the host.

2. The flash memory data access method of claim 1 , wherein a logical element is a logical sector, a virtual element is a virtual sector, and a physical element is a physical sector.

3. The flash memory data access method of claim 2 , wherein the logic sector is translated between the host and the flash memory prescribed by LBA (Logical Block Addressing) mode of the ATA (Advanced Technology Attachment) protocol.

4. The flash memory data access method of claim 2 , wherein a write sequence on the physical elements accesses the empty physical element via the screen element table in a different sequence than a write sequence of the logical elements requested by the host.

5. A flash memory data access method, for data access between a host and a flash memory device, wherein the host sequentially accesses data by using a plurality of logical elements stored in a logical portion, wherein the host writes data to the flash memory device by providing the plurality of logical elements, the flash memory device includes a physical portion, wherein the physical portion comprises a plurality of physical elements to store data, wherein the method comprises:

mapping logical elements of the logic portion to virtual elements of the virtual portion;

creating a virtual-to-physical (VP) table, which maps virtual units of the virtual portion to physical units of the physical portion;

creating a screen element table if the logical elements provided by the host are out of sequence, wherein the screen element table maps the virtual elements in each one of the virtual units to physical elements of the physical unit corresponding to the virtual unit; and

sequentially accessing the data according to a sequence of the logical elements requested by the host,

wherein the screen element table has a table data structure,

wherein the VP table and the screen element table exist in separate tables,

wherein, if the logical elements provided by the host are in sequence, the logical elements requested by the host are mapped to physical elements via the VP table by unit,

wherein, if the logical elements provided by the host are out of sequence, the logical elements requested by the host are mapped to physical elements first via the VP table by unit and subsequently via the screen element table by element, and

wherein an empty physical element of the physical elements is written in response to the sequence of the logical elements requested from the host.

6. The flash memory data access method of claim 5 , wherein a logical element is a logical sector, a virtual element is a virtual sector, and a physical element is a physical sector.

7. The flash memory data access method of claim 6 , wherein the logical sector is translated between the host and the flash memory prescribed by LBA (Logical Block Addressing) mode of the ATA (Advanced Technology Attachment) protocol.

8. The flash memory data access method of claim 6 , wherein a write sequence on the physical elements accesses the empty physical element via the screen element table in a different sequence than a write sequence of the logical elements requested by the host.

Assignments (6)
RELEASE OF SECURITY INTEREST AT REEL 052915 FRAME 0566 Recorded Feb 8, 2022
From: JPMORGAN CHASE BANK, N.A.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 059127/0001 →
SECURITY INTEREST Recorded Feb 6, 2020
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS AGENT
Reel/Frame 052915/0566 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 16, 2018
From: HGST TECHNOLOGIES SANTA ANA, INC.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 046174/0446 →
CHANGE OF NAME Recorded Jul 1, 2015
From: STEC, INC.
To: HGST TECHNOLOGIES SANTA ANA, INC.
Reel/Frame 036042/0390 →
CHANGE OF NAME Recorded May 23, 2013
From: SIMPLETECH, INC.
To: STEC, INC.
Reel/Frame 030478/0870 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 12, 2004
From: INTEGRATED CIRCUIT SOLUTION, INC.
To: SIMPLETECH, INC.
Reel/Frame 015672/0768 →
Priority Claims (1)
TW 91100279 A · Jan 11, 2002 · national
Continuity (1)
Related Publication 20030135688A1 · Jul 17, 2003