IP Library › Granted Patent US 7,453,153
Granted Patent B2
US 7,453,153 · App. 11/391,680 · Granted Nov 18, 2008

Circuit device

Assignee: Sanyo Electric Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,453,153
App. No.
11/391,680
Granted
Nov 18, 2008
Kind
B2
Abstract

The ground noise is reduced which propagates between circuit elements in a circuit device having a multiple stack structure. A grounding bonding pad provided on the surface of a second circuit element is connected to a bonding wire provided on the surface of a conduction layer via a grounding wire such as gold. A bonding pad provided on the surface of the conductive layer is connected to a lead provided on a ground wire via a grounding wire such as gold. This structure creates a capacitance between the second circuit element and the conduction layer so as to prevent the propagation of noise circuit from element to the ground wiring.

Claims (25)

1. A circuit device comprising:

a substrate provided with ground wiring

a plurality of circuit elements laminated on said substrate;

a pair of insulation layers provided between at least one set of an upper-layer circuit element and a lower-layer circuit element disposed adjacent to each other, among said plurality of circuit elements; and

a conductive layer interposed between said pair of insulation layers,

wherein the upper-layer circuit element connects to the ground wiring by way of said conductive layer;

the upper-layer circuit element, and a first wire connecting the upper-layer circuit element and the conductive layer are sealed by a first encapsulating resin; and

the upper-layer circuit element sealed by the first encapsulating resin and a second wire connecting the conductive layer and the ground wiring are sealed by a second encapsulating resin.

2. A circuit device according to claim 1 , wherein among the plurality of circuit elements a lowest-layer circuit element is flip-chip bonded to said substrate.

3. A circuit device according to claim 1 with two circuit elements laminated therein, wherein the top circuit element connects to the ground wiring by way of said conductive layer provided between the top circuit element and the bottom circuit element.

4. A circuit device according to claim 1 with three or more circuit elements laminated therein, wherein each circuit element disposed second from the bottom and upper than second therefrom connects to the ground wiring by way of a conductive layer provided between the each circuit element and each circuit element disposed therebelow.

5. A circuit device according to claim 1 , wherein a portion of said conductive layer overlapped with said insulation layer placed above said conductive layer, which is used for grounding of a circuit element, is equal to a projected portion of the circuit element facing said insulation layer placed above said conductive layer.

6. A circuit device according to claim 1 , wherein an area of said conductive layer used for grounding of a circuit element is larger than that of an insulation layer above said conductive layer.

7. A circuit device comprising:

a ground wiring;

a plurality of circuit elements laminated on said ground wiring;

a pair of insulation layers provided between at least one set of an upper-layer circuit element and a lower-layer circuit element disposed adjacent to each other, among said plurality of laminated circuit elements; and

a conductive layer interposed between said pair of insulation layers,

wherein the upper-layer circuit element connects to said ground wiring by way of said conductive layer;

the upper-layer circuit element, and a first wire connecting the upper-layer circuit element and the conductive layer are sealed by a first encapsulating resin; and

the upper-layer circuit element sealed by the first encapsulating resin and a second wire connecting the conductive layer and the ground wiring are sealed by a second encapsulating resin.

8. A circuit device according to claim 7 with two circuit elements laminated therein, wherein the top circuit element connects to said ground wiring by way of said conductive layer provided between the top circuit element and the bottom circuit element.

9. A circuit device according to claim 7 with three or more circuit elements laminated therein, wherein each circuit element disposed second from the bottom and upper than second therefrom connects to said ground wiring by way of said conductive layer provided between the each circuit element and each circuit element disposed therebelow.

10. A circuit device according to claim 7 , wherein a portion of said conductive layer overlapped with said insulation layer placed above said conductive layer, which is used for grounding of a circuit element, is equal to a projected portion of the circuit element facing said insulation layer placed above said conductive layer.

11. A circuit device according to claim 7 , wherein an area of said conductive layer used for grounding of a circuit element is larger than that of an insulation layer above said conductive layer.

Assignments (5)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
ASSIGNMENT OF 50% INTEREST Recorded Jan 8, 2016
From: SANYO ELECTRIC CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 037464/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 26, 2006
From: SAITA, ATSUSHI; IMAOKA, TOSHIKAZU; SAWAI, TETSURO; INOUE, YASUNORI
To: SANYO ELECTRIC CO., LTD.
Reel/Frame 018031/0060 →
Priority Claims (2)
JP 2005-095918 · Mar 29, 2005 · national
JP 2006-075340 · Mar 17, 2006 · national
Continuity (1)
Related Publication 20060238961A1 · Oct 26, 2006