IP Library › Granted Patent US 7,468,303
Granted Patent B2
US 7,468,303 · App. 10/954,370 · Granted Dec 23, 2008

Semiconductor device and manufacturing method thereof

Assignee: Sanyo Electric Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,468,303
App. No.
10/954,370
Granted
Dec 23, 2008
Kind
B2
Abstract

Junction leakage in a medium voltage MOS transistor having a silicide structure is prevented. A titanium layer is formed by sputtering titanium over the entire surface of a semiconductor substrate. A gate electrode makes contact with the titanium layer through an opening and P + -type diffusion layers make contact with the titanium layer through openings. In subsequent heat treatment, portions of the titanium layer contacting the gate electrode or each of the P + -type diffusion layers are changed into silicide, forming titanium silicide layers on the gate electrode and the P + -type diffusion layers. Then the rest of the titanium layer, which is on the silicide block layer and not changed into silicide, is removed by wet-etching.

Claims (14)

1. A method of manufacturing a semiconductor device, comprising:

forming a gate insulation film on a semiconductor substrate;

forming a gate electrode on the gate insulation film;

forming a sidewall spacer on a sidewall of the gate electrode;

forming a low concentration diffusion layer in a surface of the semiconductor substrate adjacent the gate electrode;

forming a high concentration diffusion layer in the surface of the semiconductor substrate away from the sidewall spacer;

forming, after the formation of the low and high concentration diffusion layers, a silicide block layer on the surface of the semiconductor substrate and a surface of the gate electrode so that the silicide block layer is in contact with the low concentration diffusion layer and the sidewall spacer;

patterning the silicide block layer so as to expose a portion of the gate electrode and so as to form an opening contained within an lateral area of a top surface of the high concentration diffusion layer to expose a portion of the high concentration diffusion layer, the opening being defined only by a patterned edge of the silicide block layer and being smaller than the lateral area of the top surface of the high concentration diffusion layer;

depositing a metal layer on the surface of the semiconductor substrate and the surface of the gate electrode;

heating the semiconductor substrate so that the metal layer in contact with the exposed portions of the gate electrode and the high concentration diffusion layer becomes a metal silicide; and

removing the metal layer to expose the silicide block layer.

2. The method of claim 1 , wherein the metal silicide comprises titanium silicide.

3. The method of claim 1 , wherein the silicide block layer comprises a silicon oxide film.

4. The method of claim 3 , wherein the metal suicide comprises titanium silicide.

Assignments (6)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 6, 2014
From: SANYO ELECTRIC CO., LTD
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 032836/0342 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2011
From: SANYO ELECTRIC CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 026594/0385 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 14, 2005
From: SUGIHARA, SHIGEYUKI
To: SANYO ELECTRIC CO., LTD.
Reel/Frame 016157/0755 →
Priority Claims (1)
JP 2003-344170 · Oct 2, 2003 · national
Continuity (1)
Related Publication 20050104135A1 · May 19, 2005