IP Library Granted Patent US 7,928,583
Granted Patent B2
US 7,928,583 · App. 12/339,218 · Granted Apr 19, 2011

Semiconductor device

Assignee: Rohm Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,928,583
App. No.
12/339,218
Granted
Apr 19, 2011
Kind
B2
Abstract

A semiconductor device includes a semiconductor substrate; a sealing resin layer formed on a top face of the semiconductor substrate; a metal post formed on the top face of the semiconductor substrate such that a top face of the metal post is exposed through the sealing resin layer; a projecting electrode formed on the top face of the metal post; and a low-elasticity resin layer made of a resin material with an elasticity modulus lower than that of the sealing resin layer and formed on the top face of the sealing resin layer such that part of the low-elasticity resin layer lies between the projecting electrode and the sealing resin layer.

Claims (10)

1. A semiconductor device comprising:

a semiconductor substrate;

a sealing resin layer formed on a top face of the semiconductor substrate;

a metal post formed on the top face of the semiconductor substrate such that a top face of the metal post is exposed through the sealing resin layer;

a projecting electrode formed on the top face of the metal post; and

a low-elasticity resin layer made of a resin material with an elasticity modulus lower than an elasticity modulus of the sealing resin layer, the low-elasticity resin layer being formed on the top face of the sealing resin layer such that at least part of the low-elasticity resin layer lies between the projecting electrode and the sealing resin layer.

2. The semiconductor device according to claim 1 , wherein the low-elasticity resin layer is formed in a circumferential part of the metal post as seen in a plan view.

3. The semiconductor device according to claim 1 , wherein the low-elasticity resin layer covers the whole top face of the sealing resin layer.

4. The semiconductor device according to claim 1 , wherein the low-elasticity resin layer is formed of polyimide.

5. The semiconductor device according to claim 1 , wherein the projecting electrode is formed of solder.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 17, 2020
From: ACHLYS TECHNOLOGIES INC.
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 052957/0699 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 31, 2020
From: ROHM CO., LTD.
To: ACHLYS TECHNOLOGIES INC.
Reel/Frame 052273/0877 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 29, 2008
From: OKUMURA, HIROSHI; HIGUCHI, SHINGO
To: ROHM CO., LTD.
Reel/Frame 022031/0641 →
Priority Claims (1)
JP 2007-329505 · Dec 21, 2007 · national
Continuity (1)
Related Publication 20090160063A1 · Jun 25, 2009