IP Library Granted Patent US 8,232,175
Granted Patent B2
US 8,232,175 · App. 11/521,204 · Granted Jul 31, 2012

Damascene metal-insulator-metal (MIM) device with improved scaleability

Assignee: Spansion LLC
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,232,175
App. No.
11/521,204
Granted
Jul 31, 2012
Kind
B2
Abstract

A present method of fabricating a memory device includes the steps of providing a dielectric layer, providing an opening in the dielectric layer, providing a first conductive body in the opening, providing a switching body in the opening, the first conductive body and switching body filling the opening, and providing a second conductive body over the switching body. In an alternate embodiment, a second dielectric layer is provided over the first-mentioned dielectric layer, and the switching body is provided in an opening in the second dielectric layer.

Claims (29)

1. A method of fabricating a memory device comprising:

providing a dielectric layer;

providing an opening in the dielectric layer;

depositing insulating walls in the opening in the dielectric layer, wherein the insulating walls are in direct contact with an entire depth of the opening;

depositing a first conductive body in the remaining opening;

thermally oxidizing a top portion of the first conductive body to form a switching body, wherein the first conductive body and the switching body filling the remaining opening, and wherein the first conductive body and the switching body are in direct contact with the insulating walls; and

providing a second conductive body over the switching body.

2. The method of claim 1 wherein the second conductive body is provided by providing a conductive layer over the dielectric layer and switching body and patterning the conductive layer to form the second conductive body.

3. The method of claim 1 wherein the second conductive body is provided by providing a second dielectric layer over first-mentioned dielectric layer and switching layer and switching body, providing an opening in the second dielectric layer, and providing the second conductive body in the opening in the second dielectric layer.

4. A method of fabricating a memory device comprising:

providing a dielectric layer;

providing an opening in the dielectric layer;

depositing insulating walls in the opening in the dielectric layer, wherein the insulating walls are in direct contact with the opening;

depositing a first conductive body in the remaining opening in the dielectric layer, wherein a length of the first conductive body is in direct contact with the insulating walls;

thermally oxidizing a top portion of the first conductive body to form a switching body, wherein the first conductive body and switching body fill the remaining opening, and wherein the first conductive body and the switching body are in direct contact with the insulating walls; and

providing a second conductive body over the switching body.

5. The method of claim 4 wherein the second conductive body is provided by providing a conductive layer over the dielectric layer and switching body and patterning the conductive layer to form the second conductive body.

6. The method of claim 4 wherein the second conductive body is provided by providing a second dielectric layer over first-mentioned dielectric layer and switching layer and switching body, providing an opening in the second dielectric layer, and providing the second conductive body in the opening in the second dielectric layer.

7. A method of fabricating a memory device comprising:

providing a dielectric layer;

providing an opening in the dielectric layer;

depositing insulating walls in the opening in the dielectric layer, wherein the insulating walls are in direct contact with an entire depth of the opening;

depositing a first conductive body in the remaining opening to fill the opening;

thermally oxidizing a top portion of the first conductive body to form a switching body, the first conductive body and switching body filling the remaining opening, wherein the first conductive body and the switching body are in direct contact with the insulating walls; and

providing a second conductive body over the switching body.

8. The method of claim 7 wherein the second conductive body is provided by providing a conductive layer over the dielectric layer and switching body and patterning the conductive layer to form the second conductive body.

9. The method of claim 7 wherein the second conductive body is provided by providing a second dielectric layer over first-mentioned dielectric layer and switching layer and switching body, providing an opening in the second dielectric layer, and providing the second conductive body in the opening in the second dielectric layer.

10. The method of claim 1 , wherein a length of the first conductive body is in direct contact with the insulating walls.

11. The method of claim 7 , wherein a length of the first conductive body is in direct contact with the insulating walls.

Assignments (11)
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 2, 2017
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MONTEREY RESEARCH, LLC
Reel/Frame 044094/0669 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 28, 2017
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MONTEREY RESEARCH, LLC
Reel/Frame 044051/0244 →
RELEASE OF SECURITY INTEREST Recorded Sep 28, 2017
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 044052/0280 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 27, 2017
From: SPANSION LLC
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 044100/0707 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 17, 2017
From: ADVANCED MICRO DEVICES, INC.
To: SPANSION LLC
Reel/Frame 042416/0448 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →
RELEASE OF SECURITY INTEREST Recorded Mar 13, 2015
From: BARCLAYS BANK PLC
To: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY LLC
Reel/Frame 035201/0159 →
SECURITY AGREEMENT Recorded Jun 4, 2010
From: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY INC.; SPANSION TECHNOLOGY LLC
To: BARCLAYS BANK PLC
Reel/Frame 024522/0338 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 14, 2006
From: PANGRLE, SUZETTE K.; AVANZINO, STEVEN; HADDAD, SAMEER; VANBUSKIRK, MICHAEL; RATHOR, MANUJ; MARRIAN, CHRISTIE; CHOO, BRYAN; SHIELDS, JEFFREY A.
To: SPANSION LLC
Reel/Frame 018317/0291 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 14, 2006
From: XIE, JAMES; SONG, KEVIN; WANG, FEI
To: ADVANCED MICRO DEVICES, INC.
Reel/Frame 018317/0244 →
Continuity (1)
Related Publication 20080123401A1 · May 29, 2008