IP Library Granted Patent US 8,683,393
Granted Patent B2
US 8,683,393 · App. 13/544,134 · Granted Mar 25, 2014

Integrated design environment for nanophotonics

Inventors: Emrah Acar (Montvale, NJ); Michael P. Beakes (Yorktown Heights, NY); William M. Green (Astoria, NY); Jonathan E. Proesel (Yorktown Heights, NY); Alexander V. Rylyakov (Mount Kisco, NY); Yurii A. Vlasov (Katonah, NY)
Assignee: International Business Machines Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,683,393
App. No.
13/544,134
Granted
Mar 25, 2014
Kind
B2
Abstract

Systems for integrated electronic and photonic design include a graphical user interface (GUI) configured to lay out electronic and photonic design components in a design environment; a design rule checking (DRC) module configured to check design rules for electronic and photonic components according to manufacturing requirements; and a processor configured to adjust photonic components according to photonic design requirements and to reconcile conflicts between electronic and photonic components.

Claims (28)

1. A system for integrated electronic and photonic design, comprising:

a graphical user interface (GUI) configured to lay out electronic and photonic design components in a design environment;

a design rule checking (DRC) module configured to check design rules for electronic and photonic components according to manufacturing requirements; and

a processor configured to adjust photonic components according to photonic design requirements, including converting corners in a piecewise linear waveguide element to radially bended curves in curvilinear photonic design elements, and to reconcile conflicts between electronic and photonic components.

2. The system of claim 1 , wherein the processor is further configured to adjust photonic components by adjusting parameters of a photonic component.

3. The system of claim 1 , wherein the processor is further configured to adjust photonic components by altering a shape type of the photonic component.

4. The system of claim 1 , wherein the DRC module is further configured to validate every component according to a set of design rules that reflect possible manufacturing dimensions.

5. The system of claim 1 , wherein the DRC module is further configured to apply a unified set of design rules for electronic and photonic components.

6. The system of claim 5 , wherein the unified set of design rules includes a strictest set of rules from the union of the electronic and photonic rulesets.

7. The system of claim 1 , wherein the DRC module is further configured to apply separate respective rulesets for electronic and photonic components.

8. The system of claim 1 , wherein the processor is further configured to replace each corner in a piecewise linear photonic waveguide element with a corresponding radially bended curve and attach said radially bended curves with straight rectangular sections.

9. The system of claim 1 , the GUI is further configured to mark photonic components with a graphical element to distinguish photonic elements from electronic elements.

10. The system of claim 1 , wherein the processor is further configured to adjust component positioning and size by river routing optical connections between components to maintain optical connectivity.

11. The system of claim 10 , wherein the processor is further configured to perform river routing by introducing radially bended curves in the optical connections.

12. A system for integrated electronic and photonic design, comprising:

a graphical user interface (GUI) configured to lay out electronic and photonic design components in a design environment and to mark photonic elements with a graphical element to distinguish photonic elements from electronic elements;

a design rule checking (DRC) module configured to check design rules for electronic and photonic components by validating every component according to a set of design rules that reflect manufacturing requirements; and

a processor configured to adjust adjusting parameters and shapes of photonic components according to photonic design requirements, including converting corners in a piecewise linear waveguide element to radially bended curves in curvilinear photonic design elements, and to adjust component positioning and size to reconcile conflicts between electronic and photonic components.

13. The system of claim 12 , wherein the DRC module is further configured to apply a unified set of design rules for electronic and photonic components.

14. The system of claim 13 , wherein the unified set of design rules includes a strictest set of rules from the union of the electronic and photonic rulesets.

15. The system of claim 12 , wherein the DRC module is further configured to apply separate respective rulesets for electronic and photonic components.

16. The system of claim 12 , wherein the processor is further configured to replace each corner in a piecewise linear photonic waveguide element with a corresponding radially bended curve and attach said radially bended curves with straight rectangular sections.

17. The system of claim 12 , wherein the processor is further configured to adjust component positioning and size by river routing optical connections between components to maintain optical connectivity.

18. The system of claim 17 , wherein the processor is further configured to perform river routing by introducing radially bended curves in the optical connections.

19. A system for integrated electronic and photonic design, comprising:

a graphical user interface (GUI) configured to lay out electronic and photonic design components in a design environment and to mark photonic elements with a graphical element to distinguish photonic elements from electronic elements;

a design rule checking (DRC) module configured to check design rules for electronic and photonic components by validating every component according to a unified set of electronic and photonic design rules that reflect manufacturing requirements; and

a processor configured to adjust adjusting parameters and shapes of photonic components according to photonic design requirements, including converting corners in a piecewise linear waveguide element to radially bended curves in curvilinear photonic design elements by replacing each corner in a piecewise linear photonic waveguide element with a corresponding radially bended curve, and to adjust component positioning and size to reconcile conflicts between electronic and photonic components, river routing optical connections between components to maintain optical connectivity.

Assignments (6)
RELEASE OF SECURITY INTEREST Recorded May 12, 2021
From: WILMINGTON TRUST, NATIONAL ASSOCIATION
To: GLOBALFOUNDRIES U.S. INC.
Reel/Frame 056987/0001 →
RELEASE OF SECURITY INTEREST Recorded Nov 20, 2020
From: WILMINGTON TRUST, NATIONAL ASSOCIATION
To: GLOBALFOUNDRIES INC.
Reel/Frame 054636/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 2, 2020
From: GLOBALFOUNDRIES INC.
To: GLOBALFOUNDRIES U.S. INC.
Reel/Frame 054633/0001 →
SECURITY AGREEMENT Recorded Nov 29, 2018
From: GLOBALFOUNDRIES INC.
To: WILMINGTON TRUST, NATIONAL ASSOCIATION
Reel/Frame 049490/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 5, 2015
From: GLOBALFOUNDRIES U.S. 2 LLC; GLOBALFOUNDRIES U.S. INC.
To: GLOBALFOUNDRIES INC.
Reel/Frame 036779/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2015
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: GLOBALFOUNDRIES U.S. 2 LLC
Reel/Frame 036550/0001 →
Continuity (2)
Continuation 13536163 · Jun 28, 2012
Related Publication 20140007032A1 · Jan 2, 2014