IP Library Granted Patent US 8,747,123
Granted Patent B2
US 8,747,123 · App. 14/097,541 · Granted Jun 10, 2014

Apparatus for testing electronic devices

Inventors: Donald P. Richmond, II (Palo Alto, CA); Kenneth W. Deboe (Santa Clara, CA); Frank O. Uher (Los Altos, CA); Jovan Jovanovic (Santa Clara, CA); Scott E. Lindsey (Brentwood, CA); Thomas T. Maenner (San Ramon, CA); Patrick M. Shepherd (San Jose, CA); Jeffrey L. Tyson (Mountain View, CA); Mark C. Carbone (Cupertino, CA); Paul W. Burke (Hayward, CA); Doan D. Cao (San Jose, CA); James F. Tomic (Oakland, CA); Long V. Vu (San Jose, CA)
Assignee: Aehr Test Systems
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,747,123
App. No.
14/097,541
Granted
Jun 10, 2014
Kind
B2
Abstract

An apparatus is described for burn-in and/or functional testing of microelectronic circuits of unsingulated wafers. A large number of power, ground, and signal connections can be made to a large number of contacts on a wafer. The apparatus has a cartridge that allows for fanning-in of electric paths. A distribution board has a plurality of interfaces that are strategically positioned to provide a dense configuration. The interfaces are connected through flexible attachments to an array of first connector modules. Each one of the first connector modules can be independently connected to a respective one of a plurality of second connector modules, thereby reducing stresses on a frame of the apparatus. Further features include for example a piston that allows for tight control of forces exerted by terminals onto contacts of a wafer.

Claims (10)

1. A board for providing power to an apparatus for testing an integrated circuit of a device comprising:

a power source to supply AC and DC power;

a power electrical path to connect the power source to a power terminal of the device;

a ground pin;

an AC ground path interconnecting terminals of the device and the ground pin; and

a DC ground path interconnecting terminals of the device and the ground pin.

2. The board of claim 1 , wherein the AC ground path and the DC ground path are electrically separated.

3. The board of claim 1 , wherein the AC ground path has a resistance between 0.5 and 1.5 ohms and the DC ground path has a resistance between 0.003 and 0.015 ohms.

4. The board of claim 1 , wherein the physical space between the AC power provision, signal line and AC power ground are small.

5. The board of claim 1 , further comprising a power board substrate, the power source, power electrical path, ground pin, and AC and DC ground paths provided on the power board substrate.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 12, 2022
From: RICHMOND, DONALD P., II; DEBOE, KENNETH W.; UHER, FRANK O.; JOVANOVIC, JOVAN; LINDSEY, SCOTT E.; MAENNER, THOMAS T.; SHEPHERD, PATRICK M.; TYSON, JEFFREY L.; CARBONE, MARK C.; BURKE, PAUL W.; CAO, DOAN D.; TOMIC, JAMES F.; VU, LONG V.
To: AEHR TEST SYSTEMS
Reel/Frame 060485/0485 →
RELEASE OF SECURITY INTEREST Recorded Nov 5, 2019
From: QVT FUND LP; QUINTESSENCE FUND L.P.
To: AEHR TEST SYSTEMS
Reel/Frame 050928/0695 →
SECURITY INTEREST Recorded Apr 14, 2015
From: AEHR TEST SYSTEMS
To: QVT FUND LP; QUINTESSENCE FUND L.P.
Reel/Frame 035424/0783 →
RELEASE OF SECURITY INTEREST Recorded Apr 13, 2015
From: SILICON VALLEY BANK
To: AEHR TEST SYSTEMS
Reel/Frame 035420/0390 →
SECURITY INTEREST Recorded Sep 16, 2014
From: AEHR TEST SYSTEMS
To: SILICON VALLEY BANK
Reel/Frame 033743/0852 →
Continuity (5)
Division 11413323 · Apr 27, 2006
Provisional Application 60687502 · Jun 3, 2005
Provisional Application 60682989 · May 19, 2005
Provisional Application 60675546 · Apr 27, 2005
Related Publication 20140091810A1 · Apr 3, 2014