IP Library Granted Patent US 8,765,613
Granted Patent B2
US 8,765,613 · App. 13/281,688 · Granted Jul 1, 2014

High selectivity nitride etch process

Inventors: Josephine B. Chang (Mahopac, NY); Sebastian U. Engelmann (New York, NY); Nicholas C. M. Fuller (North Hills, NY); Michael A. Guillorn (Yorktown Heights, NY); Masahiro Nakamura (Eastchester, NY)
Assignees: International Business Machines Corporation; Zeon Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,765,613
App. No.
13/281,688
Granted
Jul 1, 2014
Kind
B2
Abstract

An anisotropic silicon nitride etch provides selectivity to silicon and silicon oxide by forming a fluorohydrocarbon-containing polymer on silicon surfaces and silicon oxide surfaces. Selective fluorohydrocarbon deposition is employed to provide selectivity to non-nitride surfaces. The fluorohydrocarbon-containing polymer interacts with silicon nitride to form a volatile compound, thereby enabling etching of silicon nitride. The fluorohydrocarbon-containing polymer interacts with silicon oxide at a low reaction rate, retarding, or completely stopping, the etching of silicon oxide. The fluorohydrocarbon-containing polymer does not interact with silicon, and protects silicon from the plasma. The anisotropic silicon nitride etch can be employed to etch silicon nitride selective to silicon and silicon oxide in any dimension, including small dimensions less than 50 nm.

Claims (9)

1. A method of forming a semiconductor structure comprising:

forming a shallow trench isolation structure comprising silicon oxide within a semiconductor material portion in a semiconductor substrate;

forming a gate stack on said semiconductor material portion;

forming a silicon nitride layer on said gate stack, said semiconductor material portion, and said shallow trench isolation structure; and

anisotropically etching said silicon nitride layer to form a silicon nitride spacer laterally surrounding said gate stack, wherein a top surface of said shallow trench isolation structure and a top surface of said semiconductor material portion are physically exposed and subsequently recessed during said anisotropic etching, and a first recess distance by which a top surface of said semiconductor material portion is recessed after physical exposure of said top surface of said semiconductor material portion is less than a second recess distance by which a top surface of said shallow trench isolation structure is recessed after said physical exposure of said top surface of said semiconductor material portion, and is less than a third recess distance by which a top surface of said silicon nitride spacer is recessed after said physical exposure of said top surface of said semiconductor material portion.

2. The method of claim 1 , wherein said top surface of said shallow trench isolation structure and said top surface of said semiconductor material portion are coplanar with a bottommost surface of said gate dielectric prior to said anisotropic etch.

3. The method of claim 1 , wherein second recess distance is less than said third recess distance.

4. The method of claim 1 , where said silicon nitride layer is etched employing a fluorohydrocarbon-containing plasma, wherein a first thickness of a first fluorohydrocarbon-containing polymer formed on said top surface of said semiconductor material portion is greater than a second thickness of a second fluorohydrocarbon-containing polymer formed on said top surface of said shallow trench isolation structure, and is greater than a third thickness of a third fluorohydrocarbon-containing polymer on said top surface of said silicon nitride spacer.

5. The method of claim 4 , wherein said fluorohydrocarbon-containing plasma is generated by decomposition of C x H y F z , wherein x is an integer selected from 3, 4, 5, and 6, y and z are positive integers, and y is greater than z.

Assignments (8)
RELEASE OF SECURITY INTEREST Recorded Nov 20, 2020
From: WILMINGTON TRUST, NATIONAL ASSOCIATION
To: GLOBALFOUNDRIES INC.
Reel/Frame 054636/0001 →
RELEASE OF SECURITY INTEREST Recorded Nov 19, 2020
From: WILMINGTON TRUST, NATIONAL ASSOCIATION
To: GLOBALFOUNDRIES INC.
Reel/Frame 054479/0842 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 19, 2020
From: GLOBALFOUNDRIES INC.
To: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 054482/0862 →
SECURITY AGREEMENT Recorded Nov 29, 2018
From: GLOBALFOUNDRIES INC.
To: WILMINGTON TRUST, NATIONAL ASSOCIATION
Reel/Frame 049490/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 5, 2015
From: GLOBALFOUNDRIES U.S. 2 LLC; GLOBALFOUNDRIES U.S. INC.
To: GLOBALFOUNDRIES INC.
Reel/Frame 036779/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2015
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: GLOBALFOUNDRIES U.S. 2 LLC
Reel/Frame 036550/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 26, 2011
From: CHANG, JOSEPHINE B.; ENGELMANN, SEBASTIAN U.; FULLER, NICHOLAS C.M.; GUILLORN, MICHAEL A.
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 027125/0228 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 26, 2011
From: NAKAMURA, MASAHIRO
To: ZEON CORPORATION
Reel/Frame 027125/0235 →
Continuity (1)
Related Publication 20130105916A1 · May 2, 2013