IP Library Granted Patent US 8,791,660
Granted Patent B2
US 8,791,660 · App. 12/570,449 · Granted Jul 29, 2014

Motor control circuit

Inventors: Ryoichi Takahashi (Isesaki, JP); Hiroshi Inoue (Oota, JP); Masatoshi Komada (Kyoto, JP)
Assignee: Semiconductor Components Industries, LLC
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,791,660
App. No.
12/570,449
Granted
Jul 29, 2014
Kind
B2
Abstract

In some preferred embodiments, a motor control circuit 1 for controlling driving of a plurality of motors 3 and 4 includes a serial communication circuit configured to perform serial communication with an outside, a received data storage 15 configured to store data from the serial communication circuit, a motor mode setting holding circuit 16 configured to store motor mode settings which decide operations of the motors, and a detection circuit 24 configured to detect changes in driving pulse of the motor. Depending on the detected result of the detection circuit 24 , the data stored in the received data storage 15 is transferred to the motor mode setting holding circuit 16.

Claims (26)

1. A motor control circuit for controlling driving of a plurality of motors, comprising:

a serial communication circuit configured to perform serial communication with an outer processor;

a storage configured to store data from the serial communication circuit;

a motor mode setting holding circuit configured to store motor mode settings which decide operations of the motors;

a detection circuit configured to detect changes in driving pulse of the motor, wherein, depending on the detected result of the detection circuit, the data stored in the storage is transferred to the motor mode setting holding circuit, and

an address matching detection circuit,

wherein the address matching detection circuit has a storage portion and a comparison portion, and the storage portion stores a unique address, and

wherein the comparison portion compares the unique address with an address sent from the serial communication circuit, and allows communication through the serial communication circuit when the address sent from the serial communication circuit coincides with the unique address.

2. The motor control circuit of claim 1 ,

wherein the storage has the same capacity as a capacity of the motor mode setting holding circuit.

3. A motor control circuit for controlling driving of a plurality of motors, comprising:

a serial communication circuit configured to perform serial communication with an outer processor;

an address matching detection circuit, wherein the address matching detection circuit has a storage portion and a comparison portion, and the storage portion stores a unique address, and wherein the comparison portion compares the unique address with an address sent from the serial communication circuit, and allows communication through the serial communication circuit in response to the address sent from the serial communication circuit coinciding with the unique address;

a storage configured to store data from the serial communication circuit;

a motor mode setting holding circuit configured to store motor mode settings which decide operations of the motors;

a detection circuit configured to detect changes in driving pulse of the motor, wherein, depending on the detected result of the detection circuit, the data stored in the storage is transferred to the motor mode setting holding circuit, and

a delay circuit for delaying the driving pulse of the motor, wherein, during the delayed period of time caused by the delay circuit, the data stored in the storage is transferred to the motor mode setting holding circuit so as to reflect the data in operation setting of the motor.

4. The motor control circuit of claim 3 , wherein the storage has the same capacity as a capacity of the motor mode setting holding circuit.

5. The motor control circuit of claim 3 , further including a first driver circuit having a first input coupled to the delay circuit.

6. The motor control circuit for controlling driving of a plurality of motors of claim 3 , further including:

another motor mode setting holding circuit configured to store motor mode settings which decide operations of the motors;

another detection circuit configured to detect changes in driving pulse of the motor, wherein, depending on the detected result of the another detection circuit, the data stored in the storage is transferred to the another motor mode setting holding circuit; and

another delay circuit for delaying the driving pulse of the motor, wherein, during the delayed period of time caused by the another delay circuit, the data stored in the storage is transferred to the another motor mode setting holding circuit so as to reflect the data in operation setting of the motor.

7. The motor control circuit of claim 6 , further including:

a first driver circuit having a first input coupled to the delay circuit; and

a second driver circuit having a first input coupled to another delay circuit.

Assignments (7)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 6, 2014
From: SANYO ELECTRIC CO., LTD
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 032836/0342 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 6, 2013
From: SANYO SEMICONDUCTOR CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 031729/0866 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 8, 2013
From: TAKAHASHI, RYOICHI; INOUE, HIROSHI; KOMADA, MASATOSHI
To: SANYO ELECTRIC CO., LTD.; SANYO SEMICONDUCTOR CO., LTD.
Reel/Frame 031571/0498 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2011
From: SANYO ELECTRIC CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 026594/0385 →
Priority Claims (2)
JP 2008-253401 · Sep 30, 2008 · national
JP 2008-253403 · Sep 30, 2008 · national
Continuity (1)
Related Publication 20100090624A1 · Apr 15, 2010