IP Library › Granted Patent US 8,815,739
Granted Patent B2
US 8,815,739 · App. 13/545,621 · Granted Aug 26, 2014

FinFET device with a graphene gate electrode and methods of forming same

Inventors: Zoran Krivokapic (Santa Clara, CA); Bhagawan Sahu (Watervliet, NY)
Assignee: GLOBALFOUNDRIES Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,815,739
App. No.
13/545,621
Granted
Aug 26, 2014
Kind
B2
Abstract

One illustrative device disclosed herein includes at least one fin comprised of a semiconducting material, a layer of gate insulation material positioned adjacent an outer surface of the fin, a gate electrode comprised of graphene positioned on the layer of gate insulation material around at least a portion of the fin, and an insulating material formed on the gate electrode.

Claims (50)

1. A method for forming a FinFET device, comprising:

forming at least one fin in a semiconducting substrate;

forming a layer of gate insulation material adjacent said fin;

forming a gate electrode comprised of graphene, wherein at least said layer of gate insulation material is positioned between said gate electrode and said fin and wherein forming the gate electrode comprises:

forming a first portion of graphic material on said gate insulation material and a second portion of grapheme material positioned vertically above and spaced apart from the first portion of graphene material:

performing at least one patterning process to remove at least portions of the second portion of grapheme material to thereby define said gate electrode comprised of said first portion of grapheme material; and

forming an insulating material on said gate electrode.

2. The method of claim 1 , wherein forming said at least one fin comprises performing at least one etching process through a patterned mask layer to define a plurality of trenches in said substrate, wherein said trenches define said fin.

3. The method of claim 1 , wherein the step of forming said layer of gate insulation material is performed prior to the step of forming said gate electrode.

4. The method of claim 1 , wherein the step of forming said layer of gate insulation material is performed after the step of forming said gate electrode.

5. The method of claim 1 , wherein forming said gate insulation layer comprises forming said gate insulation layer above an upper surface and two side surfaces of said fin.

6. The method of claim 1 , wherein forming said gate insulation layer comprises forming said gate insulation layer on an upper surface and two side surfaces of said fin.

7. The method of claim 1 , wherein forming said gate insulation layer comprises forming said gate insulation layer from a high-k insulating material.

8. The method of claim 1 , further comprising depositing a self-aligned monolayer material on said gate electrode.

9. The method of claim 8 , wherein said self-aligned monolayer material is one of amine (NH 2 ) or methyl (CH 3 ).

10. The method of claim 1 , wherein forming said gate electrode comprises performing a spin-coating process to deposit graphene colloids above said layer of gate insulation material.

11. A method for forming a FinFET device, comprising:

forming at least one fin in a semiconducting substrate;

forming a layer of gate insulation material on said fin;

forming a layer of metal or a metal alloy on said layer of gate insulation material;

performing a chemical deposition process to form at least one monolayer of graphene material on outer surfaces of said layer of metal or metal alloy;

removing portions of said graphene material to thereby expose remaining portions of said layer of metal or metal alloy that are positioned above a residual portion of said graphene material;

removing said exposed portions of said metal or metal alloy to thereby expose said residual portion of said graphene material;

performing at least one patterning process to remove at least portions of said exposed residual portion of said graphene material; away from a channel region of said FinFET device to thereby define a gate electrode comprised of said graphene material; and

forming an insulating material above said gate electrode.

12. A method for forming a FinFET device, comprising:

forming at least one fin in a semiconducting substrate;

forming a layer of gate insulation material adjacent said fin;

forming a gate electrode comprised of graphene, wherein at least said layer of gate insulation material is positioned between said gate electrode and said fin, and wherein forming the gate electrode comprises:

forming a layer of metal or a metal alloy on said layer of gate insulation material;

performing a chemical deposition process to form graphene material on outer surfaces of said layer of metal or metal alloy;

removing portions of said graphene material to thereby expose remaining portions of said layer of metal or metal alloy that are positioned above a residual portion of said graphene material;

removing said exposed portions of said metal or metal alloy to thereby expose said residual portion of said graphene material; and

performing at least one patterning process to remove at least portions of said exposed residual portion of said graphene material to thereby define said gate electrode comprised of said graphene material; and

forming an insulating material on said gate electrode.

13. A method for forming a FinFET device, comprising:

forming at least one fin in a semiconducting substrate;

forming a layer of gate insulation material on said fin;

forming a gate electrode comprised of graphene, wherein at least said layer of gate insulation material is positioned between said gate electrode and said fin, and wherein forming the gate electrode comprises:

forming a sacrificial material layer adjacent opposite sides of said fin;

forming a first layer of metal or a metal alloy on opposite sides of said fin adjacent said sacrificial material layer;

performing at least one etching process to remove said sacrificial material positioned between said first layer of metal and said fin to thereby define a cavity between said first layer of metal or metal alloy on each side of said fin;

performing a first chemical deposition process to form a first graphene material on outer surfaces of said first layer of metal or metal alloy within said trenches between said fin and said first layer of metal or metal alloy;

forming said gate insulation material on said first graphene material within said trench and above an upper surface of said fin;

forming a second layer of metal or a metal alloy above an upper surface of said fin, said second layer of metal or metal alloy being conductively coupled to said first graphene material that is positioned on opposite sides of said fin;

performing a second chemical deposition process to form a second graphene material on outer surfaces of said second layer of metal or metal alloy, wherein said second graphene material is conductively coupled to said first graphene material that is positioned on opposite sides of said fin;

removing portions of said first and second graphene materials to thereby expose remaining portions of said first and second layers of metal or metal alloy and to thereby define residual portions of said first and second graphene materials;

removing said exposed portions of said first and second layers of metal or metal alloy to thereby define said gate electrode comprised of said residual portions of said first and second graphene materials; and

forming an insulating material on said gate electrode.

14. The method of claim 1 , wherein forming said FinFET device further comprises forming at least one conductive contact positioned in said layer of insulating material that is conductively coupled to said gate electrode.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded May 12, 2021
From: WILMINGTON TRUST, NATIONAL ASSOCIATION
To: GLOBALFOUNDRIES U.S. INC.
Reel/Frame 056987/0001 →
RELEASE OF SECURITY INTEREST Recorded Nov 20, 2020
From: WILMINGTON TRUST, NATIONAL ASSOCIATION
To: GLOBALFOUNDRIES INC.
Reel/Frame 054636/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 2, 2020
From: GLOBALFOUNDRIES INC.
To: GLOBALFOUNDRIES U.S. INC.
Reel/Frame 054633/0001 →
SECURITY AGREEMENT Recorded Nov 29, 2018
From: GLOBALFOUNDRIES INC.
To: WILMINGTON TRUST, NATIONAL ASSOCIATION
Reel/Frame 049490/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 10, 2012
From: KRIVOKAPIC, ZORAN; SAHU, BHAGAWAN
To: GLOBALFOUNDRIES INC.
Reel/Frame 028523/0467 →
Continuity (1)
Related Publication 20140015015A1 · Jan 16, 2014