IP Library Granted Patent US 8,900,992
Granted Patent B2
US 8,900,992 · App. 13/950,583 · Granted Dec 2, 2014

Methods of forming a ruthenium material, methods of forming a capacitor, and related electronic systems

Inventors: Vishwanath Bhat (Boise, ID); Dan Gealy (Kuna, ID); Vassil Antonov (Boise, ID)
Assignee: Micron Technology, Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,900,992
App. No.
13/950,583
Granted
Dec 2, 2014
Kind
B2
Abstract

Methods for forming ruthenium films and semiconductor devices, such as capacitors, that include the films are provided.

Claims (31)

1. A method of forming a ruthenium material on a substrate, comprising:

forming a seed material comprising ruthenium silicide on a dielectric material by atomic layer deposition or chemical vapor deposition;

forming a ruthenium silicide material on the seed material; and

forming a ruthenium material on the ruthenium silicide material to have an exposed surface of the ruthenium material substantially free of silicon.

2. The method of claim 1 , wherein forming a ruthenium silicide material on the seed material comprises exposing the seed material to a gaseous mixture of a silicon precursor gas and a ruthenium precursor gas.

3. The method of claim 1 , wherein forming a ruthenium silicide material on the seed material comprises exposing the seed material to a silicon precursor gas selected from the group consisting of at least one of silane, disilane, trisilane, dichlorosilane, trichlorosilane, hexachlorodisilane, and a methylated silane.

4. The method of claim 1 , wherein forming a ruthenium material on the ruthenium silicide material comprises forming the ruthenium material comprising a decreasing concentration of silicon between a surface of the ruthenium material adjacent the ruthenium silicide material to the exposed surface of the ruthenium material.

5. The method of claim 1 , wherein forming a ruthenium material comprises forming a ruthenium material having the exposed surface with a silicon content of between 0 atomic percent and 0.01 atomic percent.

6. The method of claim 1 , wherein forming a ruthenium material comprises exposing the ruthenium silicide material to a hydrogen source gas and a ruthenium precursor gas.

7. The method of claim 6 , wherein exposing the ruthenium silicide material to a hydrogen source gas comprises exposing the ruthenium silicide material to a hydrogen source gas selected from the group consisting of hydrogen and ammonia.

8. The method of claim 1 , further comprising forming another ruthenium material over the ruthenium material and exhibiting a greater porosity than a porosity of the ruthenium material.

9. A method of forming a ruthenium material on a substrate, comprising:

forming a ruthenium silicide material on a substrate; and

forming a hydrogen-treated ruthenium material on the ruthenium silicide material to form an electrode having an exposed surface substantially free of silicon and comprising a decreasing concentration of silicon between the ruthenium silicide material and the exposed surface.

10. The method of claim 9 , wherein forming an electrode comprises forming the electrode comprising a gradient of ruthenium concentration increasing from the ruthenium silicide material to the exposed surface of the hydrogen-treated ruthenium material.

11. A method of forming a capacitor, comprising:

forming an adhesion material comprising silicon and ruthenium on a substrate;

forming a hydrogen-treated ruthenium material comprising a decreasing concentration of silicon from an interface between the adhesion material and the hydrogen-treated ruthenium material to an exposed surface of the hydrogen-treated ruthenium material, the exposed surface substantially free of silicon;

forming another ruthenium material on the hydrogen-treated ruthenium material;

forming a dielectric material on the another ruthenium material; and

forming a conductive material on the dielectric material.

12. The method of claim 11 , wherein forming a hydrogen-treated ruthenium material comprises exposing the adhesion material to a ruthenium precursor gas and a hydrogen source gas.

13. The method of claim 11 , wherein forming an adhesion material comprising silicon and ruthenium comprises forming an adhesion material overlying and at least partially in contact with a conductive plug material.

14. The method of claim 11 , wherein forming an adhesion material comprising silicon and ruthenium and forming a hydrogen-treated ruthenium material comprises forming an electrode of the capacitor.

15. The method of claim 14 , wherein forming an electrode of the capacitor comprises forming a ruthenium-containing electrode comprising a gradient of silicon, the silicon concentration decreasing from an unexposed surface of the electrode to an exposed surface of the electrode.

16. The method of claim 11 , wherein forming a hydrogen-treated ruthenium material comprises exposing the adhesion material to a ruthenium precursor gas and hydrogen gas.

17. The method of claim 11 , wherein forming another ruthenium material comprises terminating a flow of a hydrogen source gas and exposing the hydrogen-treated ruthenium material to a ruthenium precursor gas.

18. An electronic system, comprising:

a processor; and

an integrated circuit in communication with the processor, the integrated circuit comprising a ruthenium material overlying and in contact with a material comprising silicon and ruthenium, the ruthenium material having a surface with a silicon content of between 0 atomic percent and 0.01 atomic percent.

19. The electronic system of claim 18 , wherein the integrated circuit is a memory circuit.

Assignments (7)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050937/0001 →
RELEASE OF SECURITY INTEREST Recorded Aug 23, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 047243/0001 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Jun 8, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 043079/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 2, 2016
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 038954/0001 →
SECURITY INTEREST Recorded May 12, 2016
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 038669/0001 →
Continuity (3)
Continuation 13407185 · Feb 28, 2012
Division 12100632 · Apr 10, 2008
Related Publication 20130307120A1 · Nov 21, 2013