IP Library Granted Patent US 9,231,071
Granted Patent B2
US 9,231,071 · App. 14/187,701 · Granted Jan 5, 2016

Semiconductor structure and manufacturing method of the same

Inventors: Hung-Yi Wu (Keelung, TW); Chien-Ming Lai (Tainan, TW); Yi-Wen Chen (Tainan, TW)
Assignee: UNITED MICROELECTRONICS CORP.
H01L29/4966H01L29/401H01L29/4983
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,231,071
App. No.
14/187,701
Granted
Jan 5, 2016
Kind
B2
Abstract

A semiconductor structure and a manufacturing method thereof are disclosed. The semiconductor structure includes an isolation layer, a gate dielectric layer, a first work function metal, a first bottom barrier layer, a second work function metal, and a first top barrier layer. The isolation layer is formed on a substrate and has a first gate trench. The gate dielectric layer is formed in the first gate trench. The first work function metal is formed on the gate dielectric layer in the first gate trench. The first bottom barrier layer is formed on the first work function metal. The second work function metal is formed on the first bottom barrier layer. The first top barrier layer is formed on the second work function metal.

Claims (38)

1. A semiconductor structure, comprising:

an isolation layer formed on a substrate, wherein the isolation layer has a first gate trench and a second gate trench separated from the first gate trench;

a gate dielectric layer formed in the first gate trench and in the second gate trench;

a first work function metal formed on the gate dielectric layer in the first gate trench;

a first bottom barrier layer formed on the first work function metal;

a second work function metal formed on the first bottom barrier layer;

a first top barrier layer formed on the second work function metal;

a second bottom barrier layer formed on the gate dielectric layer in the second gate trench;

a third work function metal formed on the second bottom barrier layer, the third work function metal comprising the same material with that of the second work function metal; and

a second top barrier layer formed on the third work function metal;

wherein the second bottom barrier layer, the third work function metal, and the second top barrier layer cover the sidewalls of the second gate trench.

2. The semiconductor structure according to claim 1 , wherein the first work function metal, the first bottom barrier layer, the second work function metal, and the first top barrier layer have U-shaped profile structures.

3. The semiconductor structure according to claim 1 , wherein top surfaces of the first work function metal, the first bottom barrier layer, the second work function metal, and the first top barrier layer are coplanar and below a top surface of the isolation layer.

4. The semiconductor structure according to claim 1 , wherein a ratio of a first distance between the top surface of the second work function metal and the top surface of the isolation layer to a second distance between the top surface of the second work function metal and the bottom surface of the first gate trench is 0.5-0.9.

5. The semiconductor structure according to claim 1 , further comprising:

a first filling metal formed on the first top barrier layer in the first gate trench, wherein a ratio of a width of the first filling metal to a width of the first gate trench is 0.75-0.89.

6. The semiconductor structure according to claim 1 , further comprising:

a second filling metal formed on the second top barrier layer in the second gate trench.

7. The semiconductor structure according to claim 1 , wherein the first bottom barrier layer and the first top barrier layer independently comprise TiN, TaN, Ti/TiN, Ta/TaN, or the combinations thereof.

8. A manufacturing method of a semiconductor structure, comprising:

forming an isolation layer on a substrate, comprising forming a first gate trench and a second gate trench in the isolation layer, the second gate trench being separated from the first gate trench;

forming a gate dielectric layer in the first gate trench and in the second gate trench;

forming a first work function metal on the gate dielectric layer in the first gate trench;

forming a first bottom barrier layer on the first work function metal;

forming a second work function metal on the first bottom barrier layer;

forming a first top barrier layer on the second work function metal;

forming a second bottom barrier layer on the gate dielectric layer in the second gate trench;

forming a third work function metal on the second bottom barrier layer, the third work function metal having the same material with that of the second work function metal; and

forming a second top barrier layer on the third work function metal;

wherein the second bottom barrier layer, the third work function metal, and the second top barrier layer cover the sidewalls of the second gate trench.

9. The manufacturing method according to claim 8 , wherein the first work function metal, the first bottom barrier layer, the second work function metal, and the first top barrier layer have U-shaped profile structures.

10. The manufacturing method according to claim 8 , wherein top surfaces of the first work function metal, the first bottom barrier layer, the second work function metal, and the first top barrier layer are coplanar and below a top surface of the isolation layer.

11. The manufacturing method according to claim 8 , wherein a ratio of a first distance between the top surface of the second work function metal and the top surface of the isolation layer to a second distance between the top surface of the second work function metal and the bottom surface of the first gate trench is 0.5-0.9.

12. The manufacturing method according to claim 8 , further comprising:

forming a first filling metal on the first top barrier layer in the first gate trench, wherein a ratio of a width of the first filling metal to a width of the first gate trench is 0.75-0.89.

13. The manufacturing method according to claim 8 , further comprising:

forming a second filling metal on the second top barrier layer in the second gate trench.

14. The manufacturing method according to claim 8 , wherein the first bottom barrier layer and the first top barrier layer independently comprise TiN, TaN, Ti/TiN, Ta/TaN, or the combinations thereof.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 1, 2025
From: UNITED MICROELECTRONICS CORP.
To: STELLAR SEMICONDUCTOR JAPAN GK
Reel/Frame 071913/0125 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 24, 2014
From: WU, HUNG-YI; LAI, CHIEN-MING; CHEN, YI-WEN
To: UNITED MICROELECTRONICS CORP.
Reel/Frame 032281/0394 →
Continuity (1)
Related Publication 20150243754A1 · Aug 27, 2015