IP Library Granted Patent US 9,312,480
Granted Patent B2
US 9,312,480 · App. 14/323,839 · Granted Apr 12, 2016

Memory cells

Inventors: Gurtej S. Sandhu (Boise, ID); Sumeet C. Pandey (Boise, ID)
Assignee: Micron Technology, Inc.
H01L45/08H01L45/04H01L45/06H01L45/085H01L45/1233H01L45/1253H01L45/142H01L45/143H01L45/144H01L45/146H01L45/147H01L45/1608
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,312,480
App. No.
14/323,839
Granted
Apr 12, 2016
Kind
B2
Abstract

Some embodiments include a memory cell having a data storage region between a pair of conductive structures. The data storage region is configured to support a transitory structure which alters resistance through the memory cell. The data storage region includes two or more portions, with one of the portions supporting a higher resistance segment of the transitory structure than another of the portions. Some embodiments include a method of forming a memory cell. First oxide and second oxide regions are formed between a pair of conductive structures. The oxide regions are configured to support a transitory structure which alters resistance through the memory cell. The oxide regions are different from one another so that one of the oxide regions supports a higher resistance segment of the transitory structure than the other.

Claims (20)

1. A memory cell, comprising:

a data storage region between a pair of conductive structures; the data storage region comprising at least two physically different metal oxides having an interface therebetween and being configured to support a filament which provides resistive properties of the memory cell associated with a memory state, the data storage region having a thickness from a surface of the first conductive structure to a surface of the second conductive structure, the metal oxides extending entirely through said thickness; and

wherein the data storage region comprises two or more portions; with one of the portions supporting a higher resistance segment of said filament and another of the portions supporting a lower resistance segment of said filament.

2. The memory cell of claim 1 wherein the lower resistance segment is not directly against either of said surfaces.

3. A memory cell comprising:

a data storage region between a pair of conductive structures; the data storage region comprising at least two physically different metal oxides and being configured to support a filament which provides resistive properties of the memory cell associated with a memory state;

wherein the data storage region comprises two or more portions; with one of the portions supporting a higher resistance segment of said filament and another of the portions supporting a lower resistance segment of said filament; and

wherein the lower resistance segment is directly against one of said surfaces.

4. A memory cell comprising:

a data storage region between a pair of conductive structures; the data storage region comprising at least two physically different metal oxides and being configured to support a filament which provides resistive properties of the memory cell associated with a memory state;

wherein the data storage region comprises two or more portions; with one of the portions supporting a higher resistance segment of said filament and another of the portions supporting a lower resistance segment of said filament, and

wherein a first lower resistance segment is directly against one of said surfaces, and wherein a second lower resistance segment is directly against the other of said surfaces.

5. The memory cell of claim 4 wherein the first and second lower resistance segments have about the same resistance as one another.

6. The memory cell of claim 4 wherein the first and second lower resistance segments do not have about the same resistance as one another.

7. A memory cell comprising:

a data storage region between a pair of conductive structures; the data storage region comprising at least two physically different metal oxides and being configured to support a filament which provides resistive properties of the memory cell associated with a memory state;

wherein the data storage region comprises two or more portions; with one of the portions supporting a higher resistance segment of said filament and another of the portions supporting a lower resistance segment of said filament; and

wherein a first higher resistance segment is directly against one of said surfaces, and wherein a second higher resistance segment is directly against the other of said surfaces.

8. The memory cell of claim 7 wherein the first and second higher resistance segments have about the same resistance as one another.

9. The memory cell of claim 7 wherein the first and second higher resistance segments do not have about the same resistance as one another.

Assignments (7)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050937/0001 →
RELEASE OF SECURITY INTEREST Recorded Aug 23, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 047243/0001 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Jun 8, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 043079/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 2, 2016
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 038954/0001 →
SECURITY INTEREST Recorded May 12, 2016
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 038669/0001 →
Continuity (3)
Continuation 14024836 · Sep 12, 2013
Division 13464934 · May 4, 2012
Related Publication 20140319444A1 · Oct 30, 2014