IP Library › Granted Patent US 9,582,058
Granted Patent B2
US 9,582,058 · App. 14/135,453 · Granted Feb 28, 2017

Power inrush management of storage devices

Inventors: Gregg S. Lucas (Tucson, AZ); Kenneth B. Delpapa (Natick, MA); Robert W. Ellis (Phoenix, AZ)
Assignee: SANDISK TECHNOLOGIES LLC
G06F1/305G06F1/263
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,582,058
App. No.
14/135,453
Granted
Feb 28, 2017
Kind
B2
Abstract

The various embodiments described herein include systems, methods and/or devices used to enable power inrush management of storage devices (e.g., DIMM devices). In one aspect, the method includes, for at least one storage device populated in a slot of a plurality of storage device slots, the plurality of storage device slots configured to be populated by two or more storage devices: (1) detecting a unique location associated with the storage device, (2) determining a time delay for the storage device in accordance with the unique location associated with the storage device, and (3) delaying at least one power-on operation of the storage device by the time delay for the storage device.

Claims (42)

1. A method of power management of a storage system having a plurality of storage device slots configured to be populated by two or more storage devices, the method comprising:

for at least one storage device populated in a slot of the plurality of storage device slots:

detecting a unique location associated with the storage device;

determining a time delay for the storage device in accordance with the unique location associated with the storage device; and

delaying at least one power-on operation of the storage device by the time delay for the storage device;

wherein detecting the unique location associated with the storage device includes monitoring signals used for System Management Bus (SMBus) addressing.

2. The method of claim 1 , wherein the two or more storage devices include two or more dual in-line memory module (DIMM) devices.

3. The method of claim 1 , wherein detecting the unique location associated with the storage device further includes monitoring one or more additional signals.

4. The method of claim 1 , wherein the two or more storage devices are grouped in two or more groups, and the time delay for a respective storage device corresponding to a respective group number is determined in accordance with the respective group number.

5. The method of claim 1 , wherein determining the time delay for the storage device in accordance with the unique location associated with the storage device includes using a predefined time interval to determine the time delay.

6. The method of claim 5 , wherein the predefined time interval is programmable.

7. The method of claim 1 , wherein each storage device of the two or more storage devices includes an energy storage device, and delaying at least one power-on operation of the storage device by the time delay for the storage device includes delaying charging of the energy storage device by the time delay for the storage device.

8. The method of claim 7 , wherein the energy storage device includes one or more capacitors.

9. The method of claim 1 , wherein each storage device of the two or more storage devices includes an energy storage device, and delaying at least one power-on operation of the storage device by the time delay for the storage device includes delaying enabling of a power regulator dedicated to providing power to the energy storage device by the time delay for the storage device.

10. The method of claim 1 , wherein the storage device includes a plurality of non-volatile memory (NVM) controllers, the method further comprising:

for at least one NVM controller of the plurality of NVM controllers, delaying power-on of the NVM controller.

11. The method of claim 10 , wherein the storage device includes an independent power domain for each NVM controller of the plurality of NVM controllers, and the independent power domains for the NVM controllers are powered-on at staggered times.

12. The method of claim 10 , wherein each NVM controller of the plurality of NVM controllers has an independent reset signal, and the reset signals of the plurality of NVM controllers are released at staggered times.

13. A method of power management of a storage system having a plurality of storage device slots configured to be populated by two or more storage devices, the method comprising:

for at least one storage device populated in a slot of the plurality of storage device slots:

detecting a unique location associated with the storage device;

determining a time delay for the storage device in accordance with the unique location associated with the storage device; and

delaying at least one power-on operation of the storage device by the time delay for the storage device;

wherein the time delay determined for the storage device in accordance with the unique location associated with the storage device corresponds to a time delay obtained from non-volatile memory in the storage device.

14. A storage device of a storage system, comprising:

an interface for operatively coupling the storage device with a host system distinct from the storage system;

an energy storage device; and

a controller with one or more processors and memory, the controller configured to:

detect a unique location associated with the storage device;

determine a time delay for the storage device in accordance with the unique location associated with the storage device; and

delay at least one power-on operation of the storage device by the time delay for the storage device;

wherein the controller is configured to monitor, for detecting the unique location associated with the storage device, signals used for System Management Bus (SMBus) addressing.

15. The storage device of claim 14 , wherein the storage device includes a dual in-line memory module (DIMM) device.

16. The storage device of claim 14 , wherein the controller is configured to delay charging of the energy storage device by the time delay for the storage device.

17. The storage device of claim 14 , wherein the controller is configured to delay enabling of a power regulator dedicated to providing power to the energy storage device by the time delay for the storage device.

18. The storage device of claim 14 , wherein the storage device includes a plurality of non-volatile memory (NVM) controllers, and the storage device is configured to:

for at least one NVM controller of the plurality of NVM controllers, delay power-on of the NVM controller.

19. A non-transitory computer readable storage medium, storing one or more programs for execution by one or more processors of a storage device of a storage system, the one or more programs including instructions for:

detecting a unique location associated with the storage device;

determining a time delay for the storage device in accordance with the unique location associated with the storage device; and

delaying at least one power-on operation of the storage device by the time delay for the storage device;

wherein detecting the unique location associated with the storage device includes monitoring signals used for System Management Bus (SMBus) addressing.

Assignments (8)
SECURITY AGREEMENT (SUPPLEMENTAL) Recorded Nov 14, 2024
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 069411/0486 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 11, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 069169/0572 →
PATENT COLLATERAL AGREEMENT (DDTL) Recorded Feb 22, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 066648/0206 →
PATENT COLLATERAL AGREEMENT (AR) Recorded Feb 22, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 066648/0284 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 12, 2024
From: SANDISK TECHNOLOGIES LLC
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 066114/0298 →
CHANGE OF NAME Recorded May 25, 2016
From: SANDISK TECHNOLOGIES INC
To: SANDISK TECHNOLOGIES LLC
Reel/Frame 038807/0807 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 29, 2016
From: SANDISK ENTERPRISE IP LLC
To: SANDISK TECHNOLOGIES INC.
Reel/Frame 038295/0225 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 24, 2014
From: LUCAS, GREGG S.; DELPAPA, KENNETH B.; ELLIS, ROBERT W.
To: SANDISK ENTERPRISE IP LLC
Reel/Frame 032041/0471 →
Continuity (2)
Provisional Application 61910159 · Nov 29, 2013
Related Publication 20150153800A1 · Jun 4, 2015