IP Library Granted Patent US 9,691,847
Granted Patent B2
US 9,691,847 · App. 15/077,213 · Granted Jun 27, 2017

Self-formation of high-density arrays of nanostructures

Inventors: Christos D. Dimitrakopoulos (Baldwin Place, NY); Jeehwan Kim (Cambridge, MA); Hongsik Park (Yorktown Heights, NY); Byungha Shin (White Plains, NY)
Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
H01L29/0669B82Y10/00B82Y40/00C30B29/36C30B33/06H01L21/02527H01L21/02529H01L21/02664H01L21/304H01L29/0665H01L29/0673H01L29/127H01L29/1606H01L29/1608H01L29/32C30B25/18Y10T156/1082
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,691,847
App. No.
15/077,213
Granted
Jun 27, 2017
Kind
B2
Abstract

A method for forming nanostructures includes bonding a flexible substrate to a crystalline semiconductor layer having a two-dimensional material formed on a side opposite the flexible substrate. The crystalline semiconductor layer is stressed in a first direction to initiate first cracks in the crystalline semiconductor layer. The first cracks are propagated through the crystalline semiconductor layer and through the two-dimensional material. The stress of the crystalline semiconductor layer is released to provide parallel structures including the two-dimensional material on the crystalline semiconductor layer.

Claims (10)

1. A semiconductor device, comprising:

a crystalline semiconductor layer, the crystalline semiconductor layer being cracked to form parallel structures along at least one direction; and

a two-dimensional material formed on the crystalline semiconductor layer being separated at cracks in the crystalline semiconductor layer to form nanostructures.

2. The device as recited in claim 1 , wherein the cracks are spaced by an intercrack distance which is proportional to an applied strain during crack propagation.

3. The device as recited in claim 1 , wherein the two-dimensional material includes graphene.

4. The device as recited in claim 1 , wherein the crystalline semiconductor layer includes SiC.

5. The device as recited in claim 1 , further comprising second cracks formed transversely to the cracks along the at least one direction.

6. The device as recited in claim 5 , wherein the second cracks are formed through the crystalline semiconductor layer and through the two-dimensional material.

7. The device as recited in claim 6 , wherein the second cracks in combination with the first cracks provide dot structures including the two-dimensional material on the crystalline semiconductor layer.

8. The device as recited in claim 1 , further comprising: an electronic or photonic device formed by incorporating the parallel structures.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 11, 2020
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: ELPIS TECHNOLOGIES INC.
Reel/Frame 052620/0961 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 22, 2016
From: DIMITRAKOPOULOS, CHRISTOS D.; KIM, JEEHWAN; PARK, HONGSIK; SHIN, BYUNGHA
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 038067/0500 →
Continuity (3)
Continuation 14701213 · Apr 30, 2015
Continuation 13848396 · Mar 21, 2013
Related Publication 20160204196A1 · Jul 14, 2016