IP Library › Granted Patent US 10,756,186
Granted Patent B2
US 10,756,186 · App. 15/951,916 · Granted Aug 25, 2020

Three-dimensional memory device including germanium-containing vertical channels and method of making the same

Inventors: Yangyin Chen (Leuven, BE); Christopher Petti (Mountain View, CA)
Assignee: SANDISK TECHNOLOGIES LLC
H01L29/1037H01L21/02236H01L21/02532H01L27/1157H01L27/11524H01L27/11556H01L27/11582H01L29/0657H01L29/161H01L29/36
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,756,186
App. No.
15/951,916
Granted
Aug 25, 2020
Kind
B2
Abstract

An alternating stack of insulating layers and sacrificial material layers is formed over a substrate. The sacrificial material layers are formed as, or are subsequently replaced with, electrically conductive layers. Memory openings are formed through the alternating stack. A memory film is formed within each memory openings. A silicon-germanium alloy layer including germanium at an atomic concentration less than 25% is deposited within each memory opening. An oxidation process is performed on the silicon-germanium alloy layer. A vertical semiconductor channel including an unoxidized remaining material portion of the silicon-germanium alloy layer is formed, which includes germanium at an atomic concentration greater than 50%.

Claims (22)

1. A method of forming a three-dimensional memory device, comprising:

forming an alternating stack of insulating layers and sacrificial material layers over a substrate, wherein the sacrificial material layers are formed as, or are subsequently replaced with, electrically conductive layers;

forming a memory opening through the alternating stack;

forming a memory film in the memory opening, the memory film comprising a blocking dielectric layer, a charge storage layer, and a tunneling dielectric layer;

depositing a silicon-germanium alloy layer including germanium at an atomic concentration less than 25% within the memory opening over the tunneling dielectric layer; and

performing an oxidation process on the silicon-germanium alloy layer to form a vertical semiconductor channel in an unoxidized remaining material portion of the silicon-germanium alloy layer, wherein the vertical semiconductor channel comprises germanium at an atomic concentration greater than 50%.

2. The method of claim 1 , further comprising forming a silicon cap layer on the silicon-germanium alloy layer prior to performing the oxidation process.

3. The method of claim 2 , wherein the oxidation process converts the silicon cap layer into a semiconductor oxide layer, such that silicon atoms are preferentially incorporated into the semiconductor oxide layer and germanium atoms are preferentially provided into the unoxidized remaining material portion of the silicon-germanium alloy layer.

4. The method of claim 3 , wherein the semiconductor oxide layer forms a silicon oxide or silicon-germanium oxide core which completely fills a remaining portion of the memory opening and has a pillar shape with a vertical axis passing through a geometrical center of the core.

5. The method of claim 4 , wherein the semiconductor oxide layer forms the silicon-germanium oxide core in which an atomic concentration of silicon atoms decreases with a radial distance from the vertical axis.

6. The method of claim 4 , wherein:

the oxidation process comprises a thermal oxidation process;

the thermal oxidation process is performed in multiple steps with different oxidation temperatures that decrease with progression of the thermal oxidation process; and

an oxidation temperature of a last step of the thermal oxidation process is in a range from 800 degrees Celsius to 937 degrees Celsius.

7. The method of claim 1 , further comprising depositing an amorphous silicon or polysilicon seed layer in the memory opening, wherein the silicon-germanium alloy layer is formed on the seed layer.

8. The method of claim 1 , further comprising:

forming a pedestal channel portion at a bottom portion of the memory opening; and

forming an opening through a bottom portion of the memory film, wherein the silicon-germanium alloy layer is formed on the pedestal channel portion.

9. The method of claim 8 , wherein:

the pedestal channel portion is substantially free of germanium upon formation and prior to formation of the memory film; and

germanium atoms diffuse from the silicon-germanium alloy layer into the pedestal channel portion during the oxidation process to provide a vertical germanium concentration gradient such that a germanium concentration decreases within the pedestal channel portion with a distance from an interface between the silicon-germanium oxide material and the pedestal channel portion.

10. The method of claim 1 , wherein the vertical semiconductor channel includes germanium atoms at an atomic concentration greater than 99%.

Assignments (4)
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 31, 2024
From: SANDISK TECHNOLOGIES LLC
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 069796/0423 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 12, 2018
From: CHEN, YANGYIN; PETTI, CHRISTOPHER
To: SANDISK TECHNOLOGIES LLC
Reel/Frame 045525/0078 →
Continuity (1)
Related Publication 20190319100A1 · Oct 17, 2019
Cited By (1)
US 12,745,396