IP Library › Granted Patent US 12,210,397
Granted Patent B2
US 12,210,397 · App. 18/482,613 · Granted Jan 28, 2025

Apparatus, method, and system for power consumption management of system-on-chip

Inventors: Dong-Hee Han (Hwaseong-si, KR); Dae-yeong Lee (Hwaseong-si, KR)
Assignee: SAMSUNG ELECTRONICS CO., LTD.
G06F1/324G06F1/3206G06F1/3243G06F1/329G06F15/7807
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,210,397
App. No.
18/482,613
Granted
Jan 28, 2025
Kind
B2
Abstract

In a method of operating a system-on-chip (SOC), the SOC includes a plurality of processor cores. An operating frequency of the plurality of processor cores is set to a first operating frequency based on permitted power consumption of the SOC and an operating status of the plurality of processor cores. The first operating frequency is within a maximum operating frequency of the plurality of processor cores. At least one of the plurality of processor cores performs at least one processing operation based on the first operating frequency. When present power consumption of the SOC is determined as exceeding the permitted power consumption, a warning signal is activated, and a first control operation for reducing the present power consumption is performed immediately thereafter.

Claims (41)

1. A system comprising:

a processing unit comprising a plurality of processor cores, and configured to perform at least one processing operation at an operating frequency;

a power management integrated circuit (PMIC) configured to supply power to the processing unit based on a power management control signal and provide a warning signal,

wherein the processing unit is further configured to control the operating frequency and the power based on permitted power consumption and an operating status of the plurality of processor cores,

wherein the processing unit is further configured to generate a control signal for changing the operating frequency based on the warning signal,

wherein, when the warning signal is activated, the operating frequency is decreased by a first predetermined amount,

wherein, when the activated warning signal is deactivated and an activation time of the warning signal is shorter than a first time interval, the operating frequency is increased by the first predetermined amount, and

wherein, when the activated warning signal is deactivated and the activation time of the warning signal is longer than the first time interval, the operating frequency is increased by a second predetermined amount less than the first predetermined amount.

2. The system of claim 1 , wherein the warning signal is activated when power consumption of the processing unit exceeds the permitted power consumption.

3. The system of claim 1 , wherein, when the warning signal is reactivated, the operating frequency is decreased by the first predetermined amount.

4. The system of claim 3 , wherein, when the reactivated warning signal is deactivated and a reactivation time of the warning signal is longer than the first time interval, the operating frequency is increased by the second predetermined amount.

5. The system of claim 4 ,

wherein, before the warning signal is activated, the operating frequency is set to a first operating frequency, and

wherein, after the reactivated warning signal is deactivated and power consumption of the processing unit is lower than first power consumption, the operating frequency is set to the first operating frequency again.

6. The system of claim 5 , wherein the first power consumption is less than the permitted power consumption.

7. The system of claim 1 ,

wherein the processing unit is further configured to monitor power consumption of the processing unit, generate the power management control signal, and transmit the power management control signal to the PMIC.

8. The system of claim 1 ,

wherein the processing unit is further configured to generate a first clock signal corresponding to the operating frequency.

9. A system comprising:

a processing unit comprising a plurality of processor cores, and configured to perform at least one processing operation at an operating frequency;

wherein the processing unit is further configured to:

control the operating frequency based on permitted power consumption and an operating status of the plurality of processor cores, and

generate a first control signal for changing the operating frequency based on a warning signal from a power management integrated circuit (PMIC), and

generate a first clock signal based on the first control signal, the first clock signal corresponding to the operating frequency,

wherein, when the warning signal is activated, the operating frequency is decreased by a first predetermined amount,

wherein, when the activated warning signal is deactivated and an activation time of the warning signal is shorter than a first time interval, the operating frequency is increased by the first predetermined amount, and

wherein, when the activated warning signal is deactivated and the activation time of the warning signal is longer than the first time interval, the operating frequency is increased by a second predetermined amount less than the first predetermined amount.

10. The system of claim 9 , wherein, when the warning signal is activated, the processing unit is further configured to decrease a frequency of the first clock signal by the first predetermined amount based on the first control signal.

11. The system of claim 9 , wherein the processing unit is further configured to generate a second control signal for changing the operating frequency based on the warning signal.

12. The system of claim 11 , wherein, when the activated warning signal is deactivated and the activation time of the warning signal is longer than the first time interval, the processing unit is configured to increase a frequency of the first clock signal by the second predetermined amount based on the second control signal.

13. The system of claim 9 , wherein the warning signal is activated when power consumption of the processing unit exceeds the permitted power consumption.

14. The system of claim 9 , wherein, when the warning signal is reactivated, the operating frequency is decreased by the first predetermined amount.

15. The system of claim 14 , wherein, when the reactivated warning signal is deactivated and a reactivation time of the warning signal is longer than the first time interval, the operating frequency is increased by the second predetermined amount.

16. The system of claim 15 ,

wherein, before the warning signal is activated, the operating frequency is set to a first operating frequency, and

wherein, after the reactivated warning signal is deactivated and power consumption of the processing unit is lower than first power consumption, the operating frequency is set to the first operating frequency again.

17. The system of claim 16 , wherein the first power consumption is less than the permitted power consumption.

18. The system of claim 9 , further comprising:

the PMIC configured to supply power to the processing unit based on a power management control signal and provide the warning signal,

wherein the processing unit is further configured to monitor power consumption of the processing unit, generate the power management control signal, and transmit the power management control signal to the PMIC.

Priority Claims (1)
KR 10-2017-0142872 · Oct 30, 2017 · national
Continuity (3)
Continuation 17461022 · Aug 30, 2021
Continuation 16033830 · Jul 12, 2018
Related Publication 20240036628A1 · Feb 1, 2024
References Cited (39)
US 7263457B2 · White · 2007 [cited by examiner]
US 7761274B1 · Pippin · 2010 [cited by examiner]
US 8869152B1 · Abrishami · 2014 [cited by examiner]
US 9137848B2 · Nho · 2015 [cited by applicant]
US 9176572B2 · Thomson et al. · 2015 [cited by applicant]
US 9235256B2 · Herdrich et al. · 2016 [cited by applicant]
US 9377830B2 · Yang · 2016 [cited by examiner]
US 9582012B2 · Park et al. · 2017 [cited by applicant]
US 9588915B2 · Yu · 2017 [cited by applicant]
US 9600059B2 · Sotomayor · 2017 [cited by applicant]
US 11644884B2 · Felix · 2023 [cited by examiner]
US 20090235108A1 · Gold et al. · 2009 [cited by applicant]
US 20120011377A1 · Yu et al. · 2012 [cited by applicant]
US 20120144215A1 · Naffziger · 2012 [cited by examiner]
US 20130132749A1 · Halepete · 2013 [cited by examiner]
US 20130205126A1 · Kruglick · 2013 [cited by applicant]
US 20130246820A1 · Branover · 2013 [cited by examiner]
US 20140173311A1 · Park et al. · 2014 [cited by applicant]
US 20140215253A1 · Klassen · 2014 [cited by examiner]
US 20150160714A1 · Jun et al. · 2015 [cited by applicant]
US 20150194969A1 · Kawabe · 2015 [cited by examiner]
US 20150277534A1 · Park et al. · 2015 [cited by applicant]
US 20150286261A1 · Bose et al. · 2015 [cited by applicant]
US 20150286262A1 · Park · 2015 [cited by examiner]
US 20160034013A1 · Kim et al. · 2016 [cited by applicant]
US 20160054780A1 · Bodas et al. · 2016 [cited by applicant]
US 20160147277A1 · Park et al. · 2016 [cited by applicant]
US 20160239074A1 · Lee et al. · 2016 [cited by applicant]
US 20160321102A1 · Lee et al. · 2016 [cited by applicant]
US 20170031418A1 · Allen-Ware et al. · 2017 [cited by applicant]
US 20170068296A1 · Mair · 2017 [cited by examiner]
US 20180167878A1 · Lee et al. · 2018 [cited by applicant]
US 20180260152A1 · Bar et al. · 2018 [cited by applicant]
US 20180284879A1 · Gorbatov · 2018 [cited by examiner]
CN 104205087A · 2014 [cited by applicant]
CN 104951044A · 2015 [cited by applicant]
CN 107077180A · 2017 [cited by applicant]
JP 2016181168A · 2016 [cited by applicant]
KR 1020160042618A · 2016 [cited by applicant]