IP Library › Granted Patent US 12,222,639
Granted Patent B2
US 12,222,639 · App. 18/224,499 · Granted Feb 11, 2025

Extreme ultraviolet mask and method of manufacturing the same

Inventor: Yun-Yue Lin (Hsinchu, TW)
Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
G03F1/22G03F1/24G03F1/38G03F1/54
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,222,639
App. No.
18/224,499
Granted
Feb 11, 2025
Kind
B2
Abstract

A method of manufacturing an extreme ultraviolet mask, including forming a multilayer Mo/Si stack including alternating Mo and Si layers over a first major surface of a mask substrate, and forming a capping layer over the multilayer Mo/Si stack. An absorber layer is formed on the capping layer, and a hard mask layer is formed over the absorber layer. The hard mask layer is patterned to form a hard mask layer pattern. The hard mask layer pattern is extended into the absorber layer to expose the capping layer and form a mask pattern. A border pattern is formed around the mask pattern. The border pattern is extended through the multilayer Mo/Si stack to expose the mask substrate and form a trench surrounding the mask pattern. A passivation layer is formed along sidewalls of the trench.

Claims (42)

1. A reflective mask, comprising:

a substrate;

a reflective multilayer disposed on the substrate;

a capping layer disposed on the reflective multilayer;

an absorber layer disposed on the capping layer;

a circuit pattern formed in the absorber layer;

a black border pattern comprising a trench formed in the absorber layer, the capping layer, and the reflective multilayer, and surrounding the circuit pattern; and

a passivation layer disposed along sidewalls of the trench of the black border pattern and an upper surface of the capping layer in the circuit pattern, wherein the passivation layer covers sidewalls of the reflective multilayer and sidewalls of the absorber layer.

2. The reflective mask of claim 1 , wherein the passivation layer contacts the substrate.

3. The reflective mask of claim 1 , further comprising an anti-reflection layer disposed over the absorber layer.

4. The reflective mask of claim 3 , wherein the passivation layer is formed on an upper surface of the anti-reflection layer and sidewalls of the circuit pattern.

5. The reflective mask of claim 1 , wherein the passivation layer has a thickness of less than 10 nm.

6. The reflective mask of claim 1 , wherein the passivation layer is made of a silicon nitride, a silicon oxynitride, a metal doped silicon nitride, or a composite including at least one of metal silicide, metal nitride and metal oxide.

7. The reflective mask of claim 1 , wherein the passivation layer comprises a high-k material.

8. The reflective mask of claim 1 , wherein the passivation layer comprises nickel or cobalt.

9. A reflective mask, comprising:

a substrate;

a reflective multilayer disposed on the substrate;

a capping layer disposed on the reflective multilayer;

an absorber layer disposed on the capping layer;

a circuit pattern formed in the absorber layer, wherein the absorber layer is exposed in the circuit pattern;

a black border pattern formed in the absorber layer, the capping layer, and the reflective multilayer; and

a passivation layer disposed along sidewalls of the black border pattern and contacts the substrate, wherein the passivation layer covers sidewalls of the reflective multilayer and sidewalls of the absorber layer.

10. The reflective mask of claim 9 , wherein:

the black border pattern comprises a trench formed in the absorber layer, the capping layer and the reflective multilayer and reaching a first major surface of the substrate, and

the passivation layer is in direct contact with the first major surface of the substrate.

11. The reflective mask of claim 9 , further comprising an anti-reflection layer disposed over the absorber layer,

wherein an upper surface of the anti-reflection layer is exposed.

12. The reflective mask of claim 9 , wherein the passivation layer has a thickness of less than 10 nm.

13. The reflective mask of claim 9 , wherein the passivation layer is made of a silicon nitride, a silicon oxynitride, a metal doped silicon nitride, or a composite including at least one of metal silicide, metal nitride and metal oxide.

14. The reflective mask of claim 9 , wherein the passivation layer comprises a high-k material.

15. The reflective mask of claim 9 , wherein the passivation layer comprises nickel or cobalt.

16. A reflective mask, comprising:

a substrate made of a low thermal expansion glass material;

a multilayer stack disposed on the substrate;

a circuit pattern;

a black border pattern surrounding the circuit pattern; and

a passivation layer disposed along sidewalls of a trench of the black border pattern and in direct contact with the substrate, wherein the passivation layer covers sidewalls of the multilayer stack and sidewalls of the circuit pattern.

17. The reflective mask of claim 16 , further comprising an anti-reflection layer disposed over the multilayer stack.

18. The reflective mask of claim 16 , wherein the passivation layer has a thickness of less than 10 nm.

19. The reflective mask of claim 16 , wherein the passivation layer includes a nitride.

20. The reflective mask of claim 16 , wherein the passivation layer comprises a Si—N bonding.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 8, 2023
From: LIN, YUN-YUE
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 065500/0682 →
Continuity (4)
Continuation 17216526 · Mar 29, 2021
Continuation 15967133 · Apr 30, 2018
Provisional Application 62565714 · Sep 29, 2017
Related Publication 20230359115A1 · Nov 9, 2023
References Cited (25)
US 6288905B1 · Chung · 2001 [cited by applicant]
US 8796666B1 · Huang et al. · 2014 [cited by applicant]
US 9093530B2 · Huang et al. · 2015 [cited by applicant]
US 9184054B1 · Huang et al. · 2015 [cited by applicant]
US 9256123B2 · Shih et al. · 2016 [cited by applicant]
US 9529268B2 · Chang et al. · 2016 [cited by applicant]
US 9548303B2 · Lee et al. · 2017 [cited by applicant]
US 9618837B2 · Lu et al. · 2017 [cited by applicant]
US 9869928B2 · Huang et al. · 2018 [cited by applicant]
US 9869934B2 · Huang et al. · 2018 [cited by applicant]
US 9869939B2 · Yu et al. · 2018 [cited by applicant]
US 10962873B2 · Lin · 2021 [cited by applicant]
US 11086215B2 · Lin · 2021 [cited by examiner]
US 11789355B2 · Lin · 2023 [cited by examiner]
US 20050080286A1 · Wang et al. · 2005 [cited by applicant]
US 20140051015A1 · Gallagher et al. · 2014 [cited by applicant]
US 20170263444A1 · Shoki et al. · 2017 [cited by applicant]
JP 2013120868 · 2013 [cited by examiner]
English Translation of Japanese Patent Publication No. 2013-120868 (Year: 2013). [cited by examiner]
Non-Final Office Action issued in related U.S. Appl. No. 15/967,133, dated Jan. 8, 2020. [cited by applicant]
Final Office Action issued in related U.S. Appl. No. 15/967,133, dated Jul. 17, 2020. [cited by applicant]
Notice of Allowance issued in related U.S. Appl. No. 15/967,133, dated Dec. 2, 2020. [cited by applicant]
Non-Final Office Action issued in related U.S. Appl. No. 17/216,526, dated Nov. 25, 2022. [cited by applicant]
Final Office Action issued in related U.S. Appl. No. 17/216,526, dated Mar. 9, 2023. [cited by applicant]
Notice of Allowance issued in related U.S. Appl. No. 17/216,526, dated Jun. 14, 2023. [cited by applicant]