IP Library Granted Patent US 12,224,748
Granted Patent B2
US 12,224,748 · App. 18/504,032 · Granted Feb 11, 2025

Integrated circuit with configurable on-die termination

Inventor: Huy Nguyen (San Jose, CA)
Assignee: Rambus Inc.
H03K19/0005H04B1/0458H04L25/0278H04L25/0298
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,224,748
App. No.
18/504,032
Granted
Feb 11, 2025
Kind
B2
Abstract

Described are integrated-circuit die with differential receivers, the inputs of which are coupled to external signal pads. Termination legs coupled to the signal pads support multiple termination topologies. These termination legs can support adjustable impedances, capacitances, or both, which may be controlled using an integrated memory.

Claims (44)

1. An integrated-circuit die comprising:

a receiver having an input terminal and an output terminal;

a first switch having a first node coupled to a reference, a second node, and a third node, wherein the first switch selectively couples the first node to the third node and selectively couples the second node to the third node;

a first termination element coupled between the third node and the input terminal;

a second switch having a fourth node coupled to the reference, a fifth node, and a sixth node, wherein the second switch selectively couples the fourth node to the sixth node and selectively couples the fifth node to the sixth node; and

a second termination element coupled between the sixth node and the input terminal.

2. The die of claim 1 , wherein the first switch couples the first and third nodes and the second switch couples the fourth and sixth nodes in a serial termination configuration, and wherein the first switch couples the second and third nodes and the second switch couples the fifth and sixth nodes in a parallel termination configuration.

3. The die of claim 2 , wherein the first switch and the second switch include respective first and second control terminals.

4. The die of claim 3 , further comprising a register with an output port coupled to the first and second control terminals, the register to store a value that determines whether the first and second switches support the parallel termination configuration or the series termination configuration.

5. The die of claim 1 , further comprising a first reference-voltage node coupled to the second node and a second reference-voltage node coupled to the fifth node.

6. The die of claim 1 , further comprising a third switch and a capacitor coupled in parallel between the pad and the input terminal of the receiver.

7. A communication system comprising:

a first IC die having:

an output pad; and

a transmitter coupled to the output pad to transmit data on the output pad;

a second IC die having:

an input pad; and

a receiver coupled to the input pad to receive the transmit data;

a communication channel extending between the output pad of the first IC die and the input pad of the second IC die; and

a termination circuit integrated with one of the first and second IC dies and coupled to a respective one of the output pad and the input pad, the termination circuit including:

a first switch having a first node coupled to a first reference, a second node, and a third node, wherein the first switch selectively couples the first node to the third node and selectively couples the second node to the third node;

a first termination element coupled between the third node and the input pad;

a second switch having a fourth node coupled to a second reference, a fifth node, and a sixth node, wherein the second switch selectively couples one of the fourth node to the sixth node and selectively couples the fifth nodes node to the sixth node; and

a second termination element coupled between the sixth node and the input pad.

8. The communication system of claim 7 , wherein the first switch couples the first and third nodes and the second switch couples the fourth and sixth nodes in a serial termination configuration, and wherein the first switch couples the second and third nodes and the second switch couples the fifth and sixth nodes in a parallel termination configuration.

9. The communication system of claim 8 , wherein the first and second switches include respective first and second control terminals.

10. The communication system of claim 9 , further comprising a register with an output port coupled to the first and second control terminals, the register to store a value that determines whether the first and second switches support a parallel termination configuration or a series termination configuration.

11. The communication system of claim 7 , further comprising a first reference-voltage node coupled to the second node and a second reference-voltage node coupled to the fifth node.

12. The communication system of claim 7 , further comprising a capacitor coupled between the first and second nodes.

13. An integrated-circuit die comprising:

a pad to receive an input signal to the die;

a receiver having an input terminal coupled to the pad, a reference, and an output terminal;

a first switch having a first control terminal, a first node coupled to the reference, a second node, and a third node, wherein the first switch selectively couples the first node to the third node and selectively couples the second node to the third node;

a first termination element coupled between the third node and the input terminal;

a second switch having a second control terminal, a fourth node coupled to the reference, a fifth node, and a sixth node, wherein the second switch selectively couples the fourth node to the sixth node and selectively couples the fifth node to the sixth node;

a second termination element coupled between the sixth node and the input terminal; and

a register with an output port coupled to the first control terminal, the register to store a value that determines whether the first switch supports a parallel termination configuration or a series termination configuration.

14. The integrated-circuit die of claim 13 , wherein the register output port is coupled to the second control terminal and the value determines whether the second switch supports the parallel termination configuration or the series termination configuration.

15. The integrated-circuit die of claim 13 , wherein the first termination element includes a tunable capacitance.

16. The integrated-circuit die of claim 15 , wherein the output port of the register is coupled to the first termination element, and wherein the value selects from among a range of capacitances for the tunable capacitance.

17. The integrated-circuit die of claim 13 , wherein the register output port is coupled to the first termination element, and wherein the value determines a resistance of the termination element.

18. The integrated-circuit die of claim 13 , wherein the input terminal of the receiver is coupled to the pad via a third switch.

19. The integrated-circuit die of claim 18 , further comprising a capacitor coupled in parallel with the third switch.

20. The integrated-circuit die of claim 18 , wherein the capacitor is tunable over a range of capacitances.

Continuity (13)
Continuation 17235283 · Apr 20, 2021
Continuation 16856645 · Apr 23, 2020
Continuation 16290749 · Mar 1, 2019
Continuation 15612455 · Jun 2, 2017
Continuation 15134513 · Apr 21, 2016
Continuation 14598990 · Jan 16, 2015
Continuation 13906219 · May 30, 2013
Continuation 13312762 · Dec 6, 2011
Continuation 13023993 · Feb 9, 2011
Continuation 12790381 · May 28, 2010
Continuation 12288612 · Oct 21, 2008
Continuation 11313054 · Dec 19, 2005
Related Publication 20240146304A1 · May 2, 2024
References Cited (175)
US 4584695A · Wong et al. · 1986 [cited by applicant]
US 4590396A · Koike · 1986 [cited by applicant]
US 5254883A · Horowitz et al. · 1993 [cited by applicant]
US 5298800A · Dunlop · 1994 [cited by applicant]
US 5396028A · Tomassetti · 1995 [cited by applicant]
US 5406147A · Coyle · 1995 [cited by applicant]
US 5467455A · Gay et al. · 1995 [cited by applicant]
US 5523703A · Yamamoto et al. · 1996 [cited by applicant]
US 5528168A · Kleveland · 1996 [cited by applicant]
US 5544067A · Rostoker · 1996 [cited by applicant]
US 5663661A · Dillon et al. · 1997 [cited by applicant]
US 5666078A · Lamphier et al. · 1997 [cited by applicant]
US 5680060A · Banniza · 1997 [cited by applicant]
US 5726582A · Hedberg · 1998 [cited by applicant]
US 5781028A · Decuir · 1998 [cited by applicant]
US 5926031A · Wallace · 1999 [cited by applicant]
US 5939986A · Schiffbauer et al. · 1999 [cited by applicant]
US 5969658A · Naylor · 1999 [cited by applicant]
US 5982191A · Starr · 1999 [cited by applicant]
US 5995894A · Wendte · 1999 [cited by applicant]
US 6028484A · Cole · 2000 [cited by applicant]
US 6040714A · Klein · 2000 [cited by applicant]
US 6060907A · Vishwanthaiah et al. · 2000 [cited by applicant]
US 6064224A · Esch, Jr. · 2000 [cited by applicant]
US 6072943A · Gasparik et al. · 2000 [cited by applicant]
US 6157206A · Taylor et al. · 2000 [cited by applicant]
US 6232792B1 · Starr · 2001 [cited by applicant]
US 6266001B1 · Fang · 2001 [cited by applicant]
US 6288564B1 · Hedberg · 2001 [cited by applicant]
US 6308232B1 · Gasbarro · 2001 [cited by applicant]
US 6344765B2 · Taguchi · 2002 [cited by applicant]
US 6353334B1 · Schultz et al. · 2002 [cited by applicant]
US 6356105B1 · Volk · 2002 [cited by applicant]
US 6356106B1 · Greef et al. · 2002 [cited by applicant]
US 6366128B1 · Ghia et al. · 2002 [cited by applicant]
US 6411122B1 · Mughal · 2002 [cited by applicant]
US 6418500B1 · Gai · 2002 [cited by applicant]
US 6424170B1 · Raman · 2002 [cited by applicant]
US 6448813B2 · Donnelly et al. · 2002 [cited by applicant]
US 6462588B2 · Lau et al. · 2002 [cited by applicant]
US 6462591B2 · Garret et al. · 2002 [cited by applicant]
US 6495997B2 · Hall et al. · 2002 [cited by applicant]
US 6509756B1 · Yu et al. · 2003 [cited by applicant]
US 6525558B2 · Kim · 2003 [cited by applicant]
US 6530062B1 · Donnelly et al. · 2003 [cited by applicant]
US 6535047B2 · Mughal et al. · 2003 [cited by applicant]
US 6545522B2 · Mughal · 2003 [cited by applicant]
US 6552565B2 · Chang · 2003 [cited by applicant]
US 6573746B2 · Kim · 2003 [cited by applicant]
US 6573747B2 · Radhakrishnan · 2003 [cited by applicant]
US 6608507B2 · Garret et al. · 2003 [cited by applicant]
US 6661250B2 · Kim · 2003 [cited by applicant]
US 6711073B2 · Martin · 2004 [cited by applicant]
US 6734702B1 · Ikeoku et al. · 2004 [cited by applicant]
US 6762620B2 · Jang et al. · 2004 [cited by applicant]
US 6768352B1 · Maher · 2004 [cited by applicant]
US 6781405B2 · Rajan et al. · 2004 [cited by applicant]
US 6806728B2 · Nguyen et al. · 2004 [cited by applicant]
US 6856169B2 · Frans et al. · 2005 [cited by applicant]
US 6888370B1 · Luo et al. · 2005 [cited by applicant]
US 6894691B2 · Juenger · 2005 [cited by applicant]
US 6924660B2 · Nguyen et al. · 2005 [cited by applicant]
US 6940303B2 · Vargas · 2005 [cited by applicant]
US 6965529B2 · Zumkehr et al. · 2005 [cited by applicant]
US 6968413B2 · Cranford, Jr. et al. · 2005 [cited by applicant]
US 6980020B2 · Best et al. · 2005 [cited by applicant]
US 6981089B2 · Dodd et al. · 2005 [cited by applicant]
US 7038498B2 · Funaba · 2006 [cited by applicant]
US 7042254B2 · Hori · 2006 [cited by applicant]
US 7068064B1 · Yen · 2006 [cited by applicant]
US 7102200B2 · Fan et al. · 2006 [cited by applicant]
US 7102390B2 · Frans et al. · 2006 [cited by applicant]
US 7109744B1 · Shumarayev et al. · 2006 [cited by applicant]
US 7120390B2 · Grundvig et al. · 2006 [cited by applicant]
US 7123047B2 · Lim · 2006 [cited by applicant]
US 7135884B1 · Talbot · 2006 [cited by applicant]
US 7148721B2 · Park · 2006 [cited by applicant]
US 7151390B2 · Nguyen et al. · 2006 [cited by applicant]
US 7161378B2 · Kang et al. · 2007 [cited by applicant]
US 7196567B2 · Nguyen · 2007 [cited by applicant]
US 7245146B2 · Ishizuka et al. · 2007 [cited by applicant]
US 7245154B1 · Davidson et al. · 2007 [cited by applicant]
US 7268712B1 · Shen · 2007 [cited by applicant]
US 7301371B2 · Kim · 2007 [cited by applicant]
US 7342411B2 · Vergis et al. · 2008 [cited by applicant]
US 7750666B2 · Zhang et al. · 2010 [cited by applicant]
US 7772876B2 · Nguyen · 2010 [cited by examiner]
US 7843212B2 · Tanaka · 2010 [cited by applicant]
US 7948262B2 · Nguyen · 2011 [cited by applicant]
US 7965104B2 · Ishibashi · 2011 [cited by applicant]
US 8072235B2 · Nguyen · 2011 [cited by applicant]
US 8798204B2 · Chen et al. · 2014 [cited by applicant]
US 9281816B2 · Amirkhany et al. · 2016 [cited by applicant]
US 9338037B2 · Nguyen · 2016 [cited by applicant]
US 9871516B2 · Jeong et al. · 2018 [cited by applicant]
US 9935606B1 · Lin · 2018 [cited by applicant]
US 10291275B2 · Lee et al. · 2019 [cited by applicant]
US 11184196B1 · Yang et al. · 2021 [cited by applicant]
US 20010047450A1 · Gillingham et al. · 2001 [cited by applicant]
US 20020130680A1 · Meyer et al. · 2002 [cited by applicant]
US 20030112751A1 · Yuffe et al. · 2003 [cited by applicant]
US 20030146772A1 · Chansungsan · 2003 [cited by applicant]
US 20040000924A1 · Best et al. · 2004 [cited by applicant]
US 20040124850A1 · Koneru · 2004 [cited by applicant]
US 20040189343A1 · Jang · 2004 [cited by applicant]
US 20040201402A1 · Rajan et al. · 2004 [cited by applicant]
US 20040222834A1 · Frans et al. · 2004 [cited by applicant]
US 20040246026A1 · Wang et al. · 2004 [cited by applicant]
US 20050057275A1 · Nguyen et al. · 2005 [cited by applicant]
US 20050225353A1 · Kwon · 2005 [cited by applicant]
US 20050275425A1 · Lee · 2005 [cited by applicant]
US 20060007761A1 · Ware et al. · 2006 [cited by applicant]
US 20060071683A1 · Best et al. · 2006 [cited by applicant]
US 20060077731A1 · Ware et al. · 2006 [cited by applicant]
US 20070007992A1 · Bains et al. · 2007 [cited by applicant]
US 20070070717A1 · Kim · 2007 [cited by applicant]
US 20070085562A1 · Nguyen et al. · 2007 [cited by applicant]
US 20100066404A1 · Zhang et al. · 2010 [cited by applicant]
US 20110019760A1 · Nguyen · 2011 [cited by applicant]
US 20110267101A1 · Oh et al. · 2011 [cited by applicant]
US 20120187978A1 · Fazeel et al. · 2012 [cited by applicant]
US 20180004281A1 · Kang et al. · 2018 [cited by applicant]
EP 0520687 · 1992 [cited by applicant]
EP 0817441 · 1998 [cited by applicant]
JP 02140676 · 1990 [cited by applicant]
WO WO1997002658 · 1997 [cited by applicant]
WO WO1998004041 · 1998 [cited by applicant]
WO WO2000041300 · 2000 [cited by applicant]
WO WO2000070474 · 2000 [cited by applicant]
WO WO02063833A2 · 2002 [cited by applicant]
WO WO2004061690A3 · 2004 [cited by applicant]
WO WO2005119471 · 2005 [cited by applicant]
Black, Mike, “Xilinx/Micron Partner to Provide High-Speed Memory Interfaces.” Xcell Journal, First Quarter 2005. 2 pages. [cited by applicant]
Cao, T. et al. “On-Chip Programmable Termination Scheme.” IP.Com PriorArt Database—Technical Disclosure, Original Publication date . vol. 38 No. 02, Feb. 1, 1995. 4 Pages. [cited by applicant]
DE Office Action dated Jun. 3, 2011 re DE Application No. 112006003478.2. 11 Pages. [cited by applicant]
DE Response dated Nov. 23, 2011 to the Office Action dated Jun. 3, 2011 re DE Application No. 112006003478.2. 30 Pages. [cited by applicant]
Dell Computer Corporation et al., “Serial ATA II: Electrical Specification,” Rev. 1, May 26, 2004. 187 pages. [cited by applicant]
Elpida Memory, Inc., “512M bits DDR3 SDRAM,” Preliminary Data Sheet, Document No. E0785E11, Ver. 1.1, Feb. 2006, www.elpida.com. 4 pages. [cited by applicant]
Ethirajan et al., “Termination Techniques for High-Speed buses,” EDN Magazine, Issue 04, Feb. 16, 1998. 9 pages. [cited by applicant]
Farrell, Todd, “Core Architecture Doubles MEM Data Rate,” in Electronic Engineering Times Asia, Dec. 16, 2005. 4 pages. [cited by applicant]
Gabara et al., “Digitally Adjustable Resistors in CMOS for High-Performance Applications,” IEEE Journal of Solid-State Circuits, vol. 27, No. 8, Aug. 1992. 10 pages. [cited by applicant]
Gabara, Thaddeus J., “On-Chip Terminating Resistors for High Speed ECL-CMOS Interfaces.” Feb. 1992. IEEE, p. 292-295. 4 pages. [cited by applicant]
Gervasi, Bill, “DRAM Module Market Overview,” SimpleTech, JEDEX Shanghai, Oct. 25-26, 2005. 50 pages. [cited by applicant]
Huq, Syed B., et al., “An Overview of LVDS Technology.” 1998 National Semiconductor Corporation. 12 pages. [cited by applicant]
Hynix Semiconductor, “JEDEX Shanghai 2005,” Oct. 2005. 24 pages. [cited by applicant]
Janzen, Jeff, “DDR2 Offers New Features and Functionality,” Designline, vol. 12, Issue 2, Micron, Jul. 31, 2003, EN.L. 16 pages. [cited by applicant]
Johnson, Chris, “Graphics DDR3 On-Die Termination and Thermal Considerations,” Micron Designline, vol. 12, Issue 1, Rev. Apr. 1, 2003, 1Q03/2Q03. 8 pages. [cited by applicant]
Johnson, Chris, “The Future of Memory: Graphics DDR3 SDRAM Functionality,” Micron Designline, vol. 11, Issue 4, 4Q02, Oct. 2002. 8 pages. [cited by applicant]
JP Office Action dated Dec. 14, 2011 re JP Application No. 2008-547256. 2 Pages. (With Translation). [cited by applicant]
JP Response dated Mar. 14, 2012 re JP Application No. 2008-547256. 4 pages. (No. Translation). [cited by applicant]
Khouri, Gaby “Evaluation of Alcatel Patent Portfolio by Semiconductor Insights.” Nov. 2004. Copyright Semiconductor Insights Inc. 38 pages. [cited by applicant]
Kim, Su-Chul, “Programmable Digital On-Chip Terminator.” ITC-CSCC, 2002. 4 pages. [cited by applicant]
Knight et al., “Self-Terminating Low-Voltage Swing CMOS Output Driver,” IEEE Journal of Solid-State Circuits, vol. 23, No. 2, Apr. 1988. 8 pages. [cited by applicant]
Lee, K.H., “MultiMediaCard Solutions of Digital Storage Applications,” Samsung Electronics, JEDEX Shanghai, Oct. 26, 2005. 28 pages. [cited by applicant]
LSI Logic Corporation, Copyright., “Achieving Flexible, High Performance I/O with RapidChip Platform ASICs.” 2005. 7 pages. [cited by applicant]
Micron Technical Note, “DDR2-533 Memory Design Guide for Two-DIMM Unbuffered Systems,” TN-47-01, 2003. 19 pages. [cited by applicant]
Micron Technical Note, “TN-47-07: DDR2 Simulation Support,” Rev. A 7/05, 2003. 4 pages. [cited by applicant]
Micron Technology, Inc., “Graphics DDR3 DRAM,” Advance, 256 Mb x 32 GDDR3 DRAM, © 2003, pp. 1-67. 67 pages. [cited by applicant]
PCT Int'l. Preliminary Report on Patentability (Chapter I of the Patent Cooperation treaty) re PCT/US2006/045966, dated Jul. 3, 2008. 12 pages. [cited by applicant]
Pericom Semiconductor Corporation, “High Performance Switches: Silicon Switch Product Line Detail,” Jul. 2004, Slide Show Presentation. 53 pages. [cited by applicant]
Rhoden et al., “DDR/DDR2/DDR3 SDRAM Tutorial,” Oct. 25-26, 2005, Slide Presentation. 118 pages. [cited by applicant]
Rhoden, Desi, “VTF 2005: The Evolution of DDR,” via Technology Forum 2005, Inphi Corporation, JEDEC 42 Memory Committee. 23 pages. [cited by applicant]
Samsung Electronics, “512Mb E-die DDR3 SDRAM Specification,” Preliminary 512Mb DDR3 SDRAM, Rev. 0.5, Dec. 2006, K4B510846E. 55 pages. [cited by applicant]
Samsung Electronics, “DDR2 ODT Control,” Product Planning & Application Engineering Team, Dec. 2004. 8 pages. [cited by applicant]
Serial ATA International Organization, “Serial ATA Revision 2.5”, dated Oct. 2, 2005. 587 Pages. [cited by applicant]
Shen, Dr. William Wu, “DDR3 Functional Outlook,” Infineon, JEDEX Shanghai, Oct. 25-26, 2005, JEDEC 42.3B Letter Committee, Functional and Features. 30 pages. [cited by applicant]
Shen, Dr. William Wu, “DDR3 Functional Outlook,” JEDEX San Jose, Apr. 2006, JEDEC 42.3B Letter Committee, Functional and Features. 31 pages. [cited by applicant]
Shen, Dr. William Wu, “System Challenges on DDR3 High Speed Clock/Address/Command Fly-by Bus Topology,” JEDEX San Jose, Apr. 18, 2006. 47 pages. [cited by applicant]
Texas Instruments, Copyright, “LVDS Multidrop Connections, Application Report, Mixed Signal Products (SLLA054).” Jul. 1999. 37 pages. [cited by applicant]
The International Engineering Consortium, Copyright, “Low-Voltage Differential Signaling.” Downloaded from Web ProForum Tutorials http://www.ied.org, Dec. 2005. 15 pages. [cited by applicant]
Trost, Dr. Hans-Peter, “Press Presentation DDR3 Introduction,” Memory Products Group, Infineon Technologies, AG, Jun. 2005. 11 pages. [cited by applicant]
Weidlich, Rainer, “What Comes Next in Commodity DRAMS-DDR3,” Infineon Technologies, Jun. 2005. 4 pages. [cited by applicant]
Wikipedia dated Mar. 8, 2010, “Serial ATA”. 10 pages. [cited by applicant]
Xilinx Inc., “Xilinx Digitally Controlled Impedance (DCI) Technology,” VTT011(v1.1) Sep. 20, 2001, Virtex Tech Topic. 3 pages. [cited by applicant]
Xilinx, Inc., “Virtex-II Platform FPGAs: Functional Description,” Product Specification, DS031-2 (v3.3), Jun. 24, 2004, pp. 1-11, 35-39. 16 pages. [cited by applicant]