IP Library › Granted Patent US 12,225,835
Granted Patent B2
US 12,225,835 · App. 17/483,868 · Granted Feb 11, 2025

Resistive switching device having a protective electrode ring

Inventors: Takashi Ando (Eastchester, NY); Ruilong Xie (Niskayuna, NY); Alexander Reznicek (Troy, NY); Pouya Hashemi (Purchase, NY)
Assignee: International Business Machines Corporation
H10N70/841H10N70/063H10B63/80H10N70/826
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,225,835
App. No.
17/483,868
Granted
Feb 11, 2025
Kind
B2
Abstract

Embodiments of the invention are directed to a structure that includes a resistive switching device (RSD). The RSD includes a first terminal having an outer sidewall surface; a second terminal; an active region having a switchable conduction state; and a first protective layer on the outer sidewall surface of the first terminal.

Claims (38)

1. A structure comprising:

a resistive switching device (RSD) comprising:

a first terminal having an outer sidewall surface;

a second terminal;

an active region having a switchable conduction state;

an undercut region at least partially defined by the outer sidewall surface and a portion of a top surface of the active region; and

a first protective layer within the undercut region.

2. The structure of claim 1 , wherein the first protective layer is on the outer sidewall surface of the first terminal.

3. The structure of claim 2 , further comprising a first via trench formed above the first terminal, wherein the first terminal comprises a first terminal material having a first etch rate to an etching substance used to form the first via trench.

4. The structure of claim 3 , wherein the first protective layer comprises a first protective layer material having a second etch rate to the etching substance used to form the first via trench.

5. The structure of claim 4 , wherein the first etch rate of the first terminal material is greater than the second etch rate of the first protective layer material.

6. The structure of claim 5 further comprising a spacer layer on at least a portion of outer sidewalls of the first protective layer.

7. The structure of claim 6 , wherein the spacer layer comprises a spacer layer material having a third etch rate to the etching substance used to form the first via trench.

8. The structure of claim 7 , wherein the third etch rate of the spacer layer material is greater than the second etch rate of the first protective layer material.

9. The structure of claim 5 further comprising:

a second protective layer formed on outer sidewalls of the second terminal,

wherein the second terminal comprises a second terminal material having a first etch rate to an etching substance used to form the first via trench; and

wherein the second protective layer comprises a second protective layer material having a second etch rate to the etching substance used to form the first via trench.

10. The structure of claim 9 , wherein the first etch rate of the second terminal material is greater than the second etch rate of the second protective layer material.

11. A method of forming a structure, the method comprising:

forming a resistive switching device (RSD) comprising:

a first terminal;

a first terminal undercut region at least partially defined by an outer sidewall surface of the first terminal;

a second terminal;

an active region having a switchable conduction state; and

a first protective layer within the first terminal undercut region.

12. The method of claim 11 , wherein the first protective layer is on the outer sidewall surface of the first terminal.

13. The method of claim 12 further comprising forming a first via trench above the first terminal, wherein the first terminal comprises a first terminal material having a first etch rate to an etching substance used to form the first via trench.

14. The method of claim 13 , wherein the first protective layer comprises a first protective layer material having a second etch rate to the etching substance used to form the first via trench.

15. The method of claim 14 , wherein the first etch rate of the first terminal material is greater than the second etch rate of the first protective layer material.

16. The method of claim 15 further comprising forming a spacer layer on at least a portion of outer sidewalls of the first protective layer.

17. The method of claim 16 , wherein the spacer layer comprises a spacer layer material having a third etch rate to the etching substance used to form the first via trench.

18. The method of claim 17 , wherein the third etch rate of the spacer layer material is greater than the second etch rate of the first protective layer material.

19. The method of claim 15 further comprising:

forming a second protective layer on outer sidewalls of the second terminal,

wherein the second terminal comprises a second terminal material having a first etch rate to an etching substance used to form the first via trench; and

wherein the second protective layer comprises a second protective layer material having a second etch rate to the etching substance used to form the first via trench.

20. The method of claim 19 , wherein the first etch rate of the second terminal material is greater than the second etch rate of the second protective layer material.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 24, 2021
From: ANDO, TAKASHI; XIE, RUILONG; REZNICEK, ALEXANDER; HASHEMI, POUYA
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 057587/0049 →
Continuity (1)
Related Publication 20230109660A1 · Apr 6, 2023
References Cited (11)
US 8993397B2 · Herner · 2015 [cited by applicant]
US 9147836B2 · Greene et al. · 2015 [cited by applicant]
US 9601546B1 · Ando et al. · 2017 [cited by applicant]
US 10096616B2 · Lee et al. · 2018 [cited by applicant]
US 10916509B2 · Cho et al. · 2021 [cited by applicant]
US 20160093581A1 · Jeong et al. · 2016 [cited by applicant]
US 20210193920A1 · Ando · 2021 [cited by examiner]
WO 2015177971A1 · 2015 [cited by applicant]
Adam et al., “3D ReRAM Arrays and Crossbars: Fabrication, Characterization and Applications,” Nanotechnology (IEEE-NANO), 2017 IEEE 17th International Conference on, 2017, pp. 844-849. [cited by applicant]
Electronic Materials Research Laboratory, “Redox-based Tera-bit memories,” http://www.emrl.de/r_a_1.html (retrieved Jan. 3, 2018), 10 pages. [cited by applicant]
Wong et al., “Metal-Oxide RRAM,” Proceedings of the IEEE, vol. 100, No. 6, Jun. 2012, pp. 1951-1970. [cited by applicant]