IP Library › Granted Patent US 12,230,688
Granted Patent B2
US 12,230,688 · App. 17/667,036 · Granted Feb 18, 2025

MOSFET gate engineerinng with dipole films

Inventors: Yong Yang (Tengzhou, CN); Srinivas Gandikota (Santa Clara, CA); Steven C. H. Hung (Sunnyvale, CA); Mandyam Sriram (San Jose, CA); Jacqueline S. Wrench (San Jose, CA); Yixiong Yang (Fremont, CA)
Assignee: Applied Materials, Inc.
H01L29/516H01L29/401H01L29/6684H01L29/78391
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,230,688
App. No.
17/667,036
Granted
Feb 18, 2025
Kind
B2
Abstract

A metal gate stack on a substrate comprises: an interfacial layer on the substrate; a high-κ metal oxide layer on the interfacial layer, the high-κ metal oxide layer comprising a dipole region adjacent to the interfacial layer, the dipole region comprising niobium (Nb); a high-κ metal oxide capping layer on the high-κ metal oxide layer; a positive metal-oxide-semiconductor (PMOS) work function material above the high-κ metal oxide capping layer; and a gate electrode above the PMOS work function material. The dipole region is formed by driving Nb species of a Nb-based film into the high-κ metal oxide layer to form a dipole region.

Claims (15)

1. A method of forming a dipole region, the method comprising:

preparing an interfacial layer on a surface of a substrate;

depositing a high-metal oxide layer on the interfacial layer;

preparing a dipole film on the high-K metal oxide layer by exposing the surface of the substrate to a first precursor selected from the group consisting of NbCl 5 , NbB 5 , NbBr 5 , NbI 5 , NbF 5 , NbOCl 3 , and combinations thereof and a second precursor comprising nitrogen, oxygen, of one or more of CH 4 or ethanol using atomic layer deposition at a first substrate temperature in a range of 350° C. to 500° C.;

depositing a first high-K metal oxide capping layer on the substrate; and

exposing the substrate to a thermal treatment at a second substrate temperature of at least 700° C. to drive the dipole film into the high-K metal oxide layer and to form the dipole region comprising niobium adjacent to the interfacial layer.

2. The method of claim 1 , further comprising removing any remaining portion of the dipole film, and the first high-K metal oxide capping layer.

3. The method of claim 2 , further comprising depositing a second high-K metal oxide capping layer on the substrate after removing the first high-K metal oxide capping layer, and any remaining portion of the dipole film.

4. The method of claim 1 , wherein the first high-K metal oxide capping layer comprises titanium nitride (TIN), the high-K metal oxide layer comprises hafnium oxide (HfO 2 ), and the interfacial layer comprises silicon dioxide (SiO 2 ).

5. The method of claim 4 , wherein the second precursor further comprises a second compound selected from the group consisting of: NH 3 , N 2 , N 2 H 2 , N 2 H 4 , nitrogen-containing plasma, and combinations thereof.

6. The method of claim 4 , wherein the second precursor further comprises a second compound selected from the group consisting of H 2 O, H 2 O 2 , O 3 , ethanol, and combinations thereof.

7. The method of claim 4 , wherein the first precursor comprises NbCl 5 and the second precursor further comprises NH 3 .

8. The method of claim 4 , wherein depositing the first high-κ metal oxide capping layer and preparing the dipole film on the high-K metal oxide layer are both conducted in a first chamber.

9. The method of claim 3 , further comprising depositing a PMOS work function material on the substrate.

10. The method of claim 9 , further comprising depositing a gate material on the substrate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 15, 2022
From: YANG, YONG; GANDIKOTA, SRINIVAS; HUNG, STEVEN C.H.; SRIRAM, MANDYAM; WRENCH, JACQUELINE S.; YANG, YIXIONG
To: APPLIED MATERIALS, INC.
Reel/Frame 059013/0670 →
Continuity (3)
Provisional Application 63283205 · Nov 24, 2021
Provisional Application 63147217 · Feb 8, 2021
Related Publication 20220254900A1 · Aug 11, 2022
References Cited (29)
US 9082702B2 · Lei et al. · 2015 [cited by applicant]
US 10236292B1 · Frougier et al. · 2019 [cited by applicant]
US 10685887B2 · Smith et al. · 2020 [cited by applicant]
US 10756096B2 · Paul et al. · 2020 [cited by applicant]
US 10833180B2 · Song et al. · 2020 [cited by applicant]
US 11133310B2 · Fulford et al. · 2021 [cited by applicant]
US 20060153995A1 · Narwankar et al. · 2006 [cited by applicant]
US 20070063296A1 · Choi et al. · 2007 [cited by applicant]
US 20080311746A1 · Dussarrat · 2008 [cited by applicant]
US 20090302369A1 · Guha et al. · 2009 [cited by applicant]
US 20150054029A1 · Jangjian et al. · 2015 [cited by applicant]
US 20160148934A1 · Ji et al. · 2016 [cited by applicant]
US 20160365455A1 · Nabatame et al. · 2016 [cited by applicant]
US 20200035493A1 · Clark · 2020 [cited by examiner]
US 20200119164A1 · Tsau et al. · 2020 [cited by applicant]
US 20200176446A1 · Franco et al. · 2020 [cited by applicant]
US 20200373300A1 · Zhang et al. · 2020 [cited by applicant]
US 20210189145A1 · Noh · 2021 [cited by examiner]
US 20210399104A1 · Chang · 2021 [cited by examiner]
US 20210407999A1 · Huang et al. · 2021 [cited by applicant]
JP 2008172209A · 2008 [cited by applicant]
JP 2008537359A · 2008 [cited by applicant]
JP 2020010033A · 2020 [cited by applicant]
KR 20090031103A · 2009 [cited by applicant]
KR 20110119356A · 2011 [cited by applicant]
“Complementary FET (CFET)”, Semiconductor Engineering, https://semiengineering.com/knowledge_centers/integrated-circuit/transistors/3d/cfet/. [cited by applicant]
Huang, C. Y., et al., “3-D Self-aligned Stacked NMOS-on-PMOS Nanoribbon Transistors for Continued Moore's Law Scaling”, 2020 IEEE International Electron Devices Meeting (IEDM), 2020, pp. 20.6.1-20.6.4, doi: 10.1109/IEDM… [cited by applicant]
Loubet, N. , et al., “A Novel Dry Selective Etch of SiGe for the Enablement of High Performance Logic Stacked Gate-All-Around NanoSheet Devices”, 2019 IEEE International Electron Devices Meeting (IEDM), 2019, pp. 11.4.1… [cited by applicant]
PCT International Search Report and Written Opinion in PCT/US2022/015674 dated May 30, 2022, 10 pages. [cited by applicant]