IP Library › Granted Patent US 12,236,866
Granted Patent B2
US 12,236,866 · App. 17/788,727 · Granted Feb 25, 2025

Pixel circuit, driving method and display device

Inventors: Xiyu Zhao (Beijing, CN); Libin Liu (Beijing, CN); Yu Feng (Beijing, CN); Li Wang (Beijing, CN); Yao Huang (Beijing, CN); Benlian Wang (Beijing, CN); Weiyun Huang (Beijing, CN); Rui Wang (Beijing, CN)
Assignee: BOE TECHNOLOGY GROUP CO., LTD.
G09G3/3233G09G3/3225G09G3/3266G09G3/3275G09G3/3291H10K59/1213G09G2300/0426G09G2300/0452G09G2300/0819G09G2300/0842G09G2300/0852G09G2300/0861G09G2310/0251G09G2310/061G09G2310/08G09G2320/0233G09G2320/0247G09G2320/045G09G2330/021H10K59/1216H10K59/126
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,236,866
App. No.
17/788,727
Filed
Jun 23, 2022
Granted
Feb 25, 2025
Kind
B2
Art Unit
2624
USPC
345/212
Abstract

A pixel circuit, a driving method and a display device. The pixel circuit includes a driving circuit, a first initialization circuit and a reset circuit; the first initialization circuit configured to write a first initial voltage into the first end of the driving circuit under the control of an initialization control signal; the reset circuit is configured to write a reset voltage into the second end of the driving circuit or the first end of the driving circuit under the control of a second scan signal; the driving circuit is configured to control to connect the first end of the driving circuit and the second end of the driving circuit under the control of a potential of a control end of the driving circuit.

Claims (54)

1. A pixel circuit, comprising a driving circuit, a first initialization circuit and a reset circuit, wherein

the first initialization circuit is respectively electrically connected to an initialization control line, a first end of the driving circuit and a first initial voltage terminal, and is configured to write a first initial voltage provided by the first initial voltage terminal into the first end of the driving circuit under the control of an initialization control signal provided by the initialization control line;

the reset circuit is electrically connected to a second scan line and a reset voltage terminal respectively, and the reset circuit is also electrically connected to a second end of the driving circuit or the first end of the driving circuit, and is configured to write a reset voltage provided by the reset voltage terminal into the second end of the driving circuit or the first end of the driving circuit under the control of a second scan signal provided by the second scan line;

the driving circuit is configured to control to connect the first end of the driving circuit and the second end of the driving circuit under the control of a potential of a control end of the driving circuit;

wherein the reset voltage is a low potential constant voltage, and a voltage value of the reset voltage is greater than or equal to −6V and less than or equal to −2V;

an absolute value of a difference between the voltage value of the reset voltage and a voltage value of the first initial voltage is less than a predetermined voltage difference value; or,

the reset voltage is a high potential constant voltage, and the voltage value of the reset voltage is greater than or equal to 4V and less than or equal to 10V.

2. The pixel circuit according to claim 1 , wherein the first initial voltage is a low potential constant voltage, and the voltage value of the first initial voltage is greater than or equal to −6V and less than or equal to −2V.

3. The pixel circuit according to claim 1 , wherein the driving circuit comprises a driving transistor, and an absolute value of a voltage value of the reset voltage is greater than 1.5 times of an absolute value of a threshold voltage, the threshold voltage is the threshold voltage of the driving transistor.

4. The pixel circuit according to claim 1 , wherein the first initialization circuit comprises a second transistor;

a control electrode of the second transistor is electrically connected to the initialization control line, a first electrode of the second transistor is electrically connected to the first initial voltage terminal, and a second electrode of the second transistor is electrically connected to the first end of the driving circuit.

5. The pixel circuit according to claim 1 , wherein the reset circuit comprises a third transistor;

a control electrode of the third transistor is electrically connected to the second scan line, a first electrode of the third transistor is electrically connected to the reset voltage terminal, and a second electrode of the third transistor is electrically connected to the second end of the driving circuit or the first end of the driving circuit.

6. The pixel circuit according to claim 1 , further comprising a compensation control circuit; wherein

the compensation control circuit is respectively electrically connected to the first scan line, the control end of the driving circuit and the first end of the driving circuit, and is configured to connect the control end of the driving circuit and the first end of the driving circuit under the control of the first scan signal provided by the first scan line.

7. The pixel circuit according to claim 6 , wherein the compensation control circuit comprises a first transistor;

a control electrode of the first transistor is electrically connected to the first scan line, a first electrode of the first transistor is electrically connected to the control end of the driving circuit, and a second electrode of the first transistor is electrically connected to the first end of the driving circuit;

the first transistor is an oxide thin film transistor.

8. The pixel circuit according to claim 1 , further comprising a light emitting element, an energy storage circuit, a second initialization circuit, a data writing-in circuit, and a light emitting control circuit, wherein

the energy storage circuit is electrically connected to the control end of the driving circuit and configured to store electrical energy;

the second initialization circuit is respectively electrically connected to a third scan line, a second initial voltage terminal and a first electrode of the light emitting element, and is configured to write a second initial voltage provided by the second initial voltage terminal into the first electrode of the light emitting element under the control of a third scan signal provided by the third scan line;

the data writing-in circuit is electrically connected to a fourth scan line, a data line and the second end of the driving circuit, respectively, and is configured to write a data voltage provided by the data line into the second end of the driving circuit under the control of a fourth scan signal provided by the fourth scan line;

the light emitting control circuit is respectively electrically connected to a light emitting control line, the first voltage terminal, the second end of the driving circuit, the first end of the driving circuit and the first electrode of the light emitting element, and is configured to, under the control of a light emitting control signal provided by the light emitting control line, connect the first voltage terminal and the second end of the driving circuit, and connect the first end of the driving circuit and the first electrode of the light emitting element;

a second electrode of the light emitting element is electrically connected to the second voltage terminal.

9. The pixel circuit according to claim 8 , wherein the second initial voltage is a low potential constant voltage, and a voltage value of the second initial voltage is greater than or equal to −6V and less than or equal to −2V.

10. The pixel circuit according to claim 8 , wherein,

the data writing-in circuit includes a fourth transistor;

a control electrode of the fourth transistor is electrically connected to a fourth scan line, a first electrode of the fourth transistor is electrically connected to the data line, and a second electrode of the fourth transistor is electrically connected to the second end of the driving circuit;

the light emitting control circuit includes a fifth transistor and a sixth transistor;

a control electrode of the fifth transistor is electrically connected to the light emitting control line, a first electrode of the fifth transistor is electrically connected to the first voltage terminal, and a second electrode of the fifth transistor is electrically connected to the second end of the driving circuit;

a control electrode of the sixth transistor is electrically connected to the light emitting control line, a first electrode of the sixth transistor is electrically connected to the first end of the driving circuit, and a second electrode of the sixth transistor is electrically connected to the first electrode of the light emitting element;

the second initialization circuit includes a seventh transistor;

a control electrode of the seventh transistor is electrically connected to the third scan line, a first electrode of the seventh transistor is electrically connected to the second initial voltage terminal, and a second electrode of the seventh transistor is electrically connected to the first electrode of the light emitting element;

the driving circuit includes a driving transistor; a control electrode of the driving transistor is electrically connected to the control end of the driving circuit, a first electrode of the driving transistor is electrically connected to the first end of the driving circuit, and a second electrode of the driving transistor is electrically connected to the second end of the driving circuit;

the energy storage circuit includes a storage capacitor; a first end of the storage capacitor is electrically connected to the control end of the driving circuit, and a second end of the storage capacitor is connected to the first voltage terminal.

11. A driving method, applied to the pixel circuit according to claim 1 , wherein a display period includes an initialization phase and a reset phase; the driving method comprises:

in the initialization phase, writing, by the first initialization circuit, the first initial voltage to the first end of the driving circuit under the control of the initialization control signal;

in the reset phase, writing, by the reset circuit, the reset voltage to the second end of the driving circuit or the first end of the driving circuit under the control of the second scan signal.

12. The driving method according to claim 11 , wherein, in the reset phase, when the reset circuit writes the reset voltage into the second end of the driving circuit under the control of the second scan signal,

the reset voltage is a high potential constant voltage, the first initial voltage is a low potential constant voltage, and the initialization phase and the reset phase are different phases; or,

the reset voltage and the first initial voltage are the low potential constant voltage, and the initialization phase and the reset phase are a same phase or different phases.

13. The driving method according to claim 11 , wherein, in the reset phase, when the reset circuit writes the reset voltage into the first end of the driving circuit under the control of the second scan signal, the reset phase and the initialization phase are different phases.

14. The driving method according to claim 11 , wherein the pixel circuit further comprises a compensation control circuit, a data writing-in circuit and an energy storage circuit; the display period further comprises a data writing-in phase after the initialization phase and the reset phase; the driving method further includes:

in the initialization phase, controlling, by the compensation control circuit, to connect the control end of the driving circuit and the first end of the driving circuit under the control of the first scan signal, so as to write the first initial voltage into the control end of the driving circuit;

in the data writing-in phase, writing, by the data writing-in circuit, the data voltage Vdata provided by the data line into the second end of the driving circuit under the control of the fourth scan signal; controlling, by the compensation control circuit, to connect the control end of the driving circuit and the first end of the driving circuit under the control of the first scan signal;

at the beginning of the data writing-in phase, controlling, by the driving circuit, to connect the first end of the driving circuit and the second end of the driving circuit under the control of the control end of the driving circuit, to charge the energy storage circuit through the data voltage Vdata, so as to change a potential of the control end of the driving circuit until the potential of the control end of the driving circuit becomes Vdata+Vth, wherein Vth is the threshold voltage of the driving transistor included in the driving circuit.

15. The driving method according to claim 14 , wherein a time interval between the initialization phase and the data writing-in phase is greater than a predetermined time interval.

16. The driving method according to claim 14 , wherein the pixel circuit further comprises a light emitting control circuit, and the display period further comprises a light emitting phase set after the data writing-in phase; the driving method comprises:

in the light emitting phase, controlling, by the light emitting control circuit, to connect the first voltage terminal and the second end of the driving circuit under the control of the light emitting control signal, and control to connect the first end of the driving circuit and the first electrode of the light emitting element; and driving, by the driving circuit, the light emitting element to emit light.

17. A display device comprising the pixel circuit claim 1 .

18. The display device according to claim 17 , wherein the pixel circuit comprises a reset circuit and a second initialization circuit; the display device further comprises a second scan signal generation module and a third scan signal generation module;

the reset circuit is electrically connected to the second scan line, and the second initialization circuit is electrically connected to the third scan line;

the second scan signal generation module is electrically connected to the second scan line, and configured to provide the second scan signal to the second scan line;

the third scan signal generation module is electrically connected to the third scan line and configured to provide the third scan signal to the third scan line.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 26, 2022
From: ZHAO, XIYU; LIU, LIBIN; FENG, YU; WANG, LI; HUANG, YAO; WANG, BENLIAN; HUANG, WEIYUN; WANG, RUI
To: BOE TECHNOLOGY GROUP CO., LTD.
Reel/Frame 060314/0144 →
Continuity (1)
Related Publication 20240212598A1 · Jun 27, 2024
References Cited (156)
US 10388239B2 · Lin et al. · 2019 [cited by applicant]
US 10395589B1 · Vahid Far et al. · 2019 [cited by applicant]
US 20070132694A1 · Uchino et al. · 2007 [cited by applicant]
US 20080150846A1 · Chung · 2008 [cited by applicant]
US 20090231308A1 · Numao · 2009 [cited by applicant]
US 20090289558A1 · Oku · 2009 [cited by applicant]
US 20090289876A1 · Chun · 2009 [cited by applicant]
US 20120105410A1 · Choi et al. · 2012 [cited by applicant]
US 20130002632A1 · Choi · 2013 [cited by applicant]
US 20150077412A1 · Nakamura · 2015 [cited by applicant]
US 20150154906A1 · Chung · 2015 [cited by applicant]
US 20150371587A1 · Chen et al. · 2015 [cited by applicant]
US 20170124941A1 · Na et al. · 2017 [cited by applicant]
US 20170193901A1 · Wang et al. · 2017 [cited by applicant]
US 20180006099A1 · Ka et al. · 2018 [cited by applicant]
US 20180047337A1 · Zhu et al. · 2018 [cited by applicant]
US 20180130410A1 · Gao et al. · 2018 [cited by applicant]
US 20180158407A1 · Chai et al. · 2018 [cited by applicant]
US 20180301092A1 · Ma · 2018 [cited by applicant]
US 20190057646A1 · Lin et al. · 2019 [cited by applicant]
US 20190058029A1 · Woo et al. · 2019 [cited by applicant]
US 20190228706A1 · Umeda et al. · 2019 [cited by applicant]
US 20200142525A1 · Han et al. · 2020 [cited by applicant]
US 20200160787A1 · Wang et al. · 2020 [cited by applicant]
US 20200160788A1 · Son · 2020 [cited by applicant]
US 20200184893A1 · Dong · 2020 [cited by applicant]
US 20200226978A1 · Lin et al. · 2020 [cited by applicant]
US 20200273411A1 · Gao et al. · 2020 [cited by applicant]
US 20200286972A1 · Seo et al. · 2020 [cited by applicant]
US 20200312223A1 · Yuan et al. · 2020 [cited by applicant]
US 20200357872A1 · Kim · 2020 [cited by applicant]
US 20200388229A1 · Zhang et al. · 2020 [cited by applicant]
US 20200394961A1 · Kim et al. · 2020 [cited by applicant]
US 20200410924A1 · Xiong et al. · 2020 [cited by applicant]
US 20210005137A1 · Toyomura · 2021 [cited by applicant]
US 20210027696A1 · Kim et al. · 2021 [cited by applicant]
US 20210118361A1 · Li · 2021 [cited by applicant]
US 20210134224A1 · He et al. · 2021 [cited by applicant]
US 20210174736A1 · Yang et al. · 2021 [cited by applicant]
US 20210193049A1 · Lin et al. · 2021 [cited by applicant]
US 20210217352A1 · Xuan et al. · 2021 [cited by applicant]
US 20210225282A1 · Cho · 2021 [cited by examiner]
US 20210280130A1 · Wang · 2021 [cited by examiner]
US 20210287605A1 · Wang et al. · 2021 [cited by applicant]
US 20210366363A1 · Lee et al. · 2021 [cited by applicant]
US 20210366386A1 · Gao · 2021 [cited by applicant]
US 20210366397A1 · Na · 2021 [cited by examiner]
US 20210375193A1 · Son · 2021 [cited by examiner]
US 20210383752A1 · Yang · 2021 [cited by applicant]
US 20210407383A1 · Lai et al. · 2021 [cited by applicant]
US 20210407419A1 · Li et al. · 2021 [cited by applicant]
US 20220005414A1 · Liu et al. · 2022 [cited by applicant]
US 20220028338A1 · Yang et al. · 2022 [cited by applicant]
US 20220130322A1 · Yuan · 2022 [cited by examiner]
US 20220139968A1 · Li et al. · 2022 [cited by applicant]
US 20220157238A1 · Wang et al. · 2022 [cited by applicant]
US 20220165213A1 · Huang et al. · 2022 [cited by applicant]
US 20220165984A1 · Choi et al. · 2022 [cited by applicant]
US 20220208932A1 · Yun · 2022 [cited by applicant]
US 20220270552A1 · Roh et al. · 2022 [cited by applicant]
US 20220310017A1 · Yang · 2022 [cited by applicant]
US 20220358879A1 · Wang et al. · 2022 [cited by applicant]
US 20220376024A1 · Zheng et al. · 2022 [cited by applicant]
US 20230360600A1 · Wang et al. · 2023 [cited by applicant]
US 20240013727A1 · Zhang et al. · 2024 [cited by applicant]
CN 102467876A · 2012 [cited by applicant]
CN 103778889A · 2014 [cited by applicant]
CN 104091560A · 2014 [cited by applicant]
CN 105427803A · 2016 [cited by applicant]
CN 105427806A · 2016 [cited by applicant]
CN 106384739A · 2017 [cited by applicant]
CN 205920745U · 2017 [cited by applicant]
CN 106910468A · 2017 [cited by applicant]
CN 107146577A · 2017 [cited by applicant]
CN 107256695A · 2017 [cited by applicant]
CN 107274830A · 2017 [cited by applicant]
CN 107358918A · 2017 [cited by applicant]
CN 107564468A · 2018 [cited by applicant]
CN 107610651A · 2018 [cited by applicant]
CN 107803636A · 2018 [cited by applicant]
CN 108133687A · 2018 [cited by applicant]
CN 108206008A · 2018 [cited by applicant]
CN 109102778A · 2018 [cited by applicant]
CN 109215582A · 2019 [cited by applicant]
CN 109215585A · 2019 [cited by applicant]
CN 109285500A · 2019 [cited by applicant]
CN 109427293A · 2019 [cited by applicant]
CN 109509427A · 2019 [cited by applicant]
CN 109599062A · 2019 [cited by applicant]
CN 109817165A · 2019 [cited by applicant]
CN 110021273A · 2019 [cited by applicant]
CN 110033734A · 2019 [cited by applicant]
CN 110176213A · 2019 [cited by applicant]
CN 110648629A · 2020 [cited by applicant]
CN 110660360A · 2020 [cited by applicant]
CN 111158514A · 2020 [cited by applicant]
CN 111199711A · 2020 [cited by applicant]
CN 111354307A · 2020 [cited by applicant]
CN 111354314A · 2020 [cited by applicant]
CN 111402809A · 2020 [cited by applicant]
CN 111435587A · 2020 [cited by applicant]
CN 111445854A · 2020 [cited by applicant]
CN 111489700A · 2020 [cited by applicant]
CN 111508426A · 2020 [cited by applicant]
CN 111583866A · 2020 [cited by applicant]
CN 111710299A · 2020 [cited by applicant]
CN 111724745A · 2020 [cited by applicant]
CN 111754922A · 2020 [cited by applicant]
CN 111754938A · 2020 [cited by applicant]
CN 111798789A · 2020 [cited by applicant]
CN 111883055A · 2020 [cited by applicant]
CN 112053661A · 2020 [cited by applicant]
CN 112116890A · 2020 [cited by applicant]
CN 112133253A · 2020 [cited by applicant]
CN 112233616A · 2021 [cited by applicant]
CN 112289269A · 2021 [cited by applicant]
CN 112331678A · 2021 [cited by applicant]
CN 112365844A · 2021 [cited by applicant]
CN 112382235A · 2021 [cited by applicant]
CN 112397026A · 2021 [cited by applicant]
CN 112397029A · 2021 [cited by applicant]
CN 112397030A · 2021 [cited by applicant]
CN 112397565A · 2021 [cited by applicant]
CN 112420794A · 2021 [cited by applicant]
CN 112435630A · 2021 [cited by applicant]
CN 112599099A · 2021 [cited by applicant]
CN 112753065A · 2021 [cited by applicant]
CN 112767873A · 2021 [cited by applicant]
CN 112909054A · 2021 [cited by applicant]
CN 112992071A · 2021 [cited by applicant]
CN 113097247A · 2021 [cited by applicant]
CN 113140179A · 2021 [cited by applicant]
CN 113224123A · 2021 [cited by applicant]
CN 113450717A · 2021 [cited by applicant]
CN 113838419A · 2021 [cited by applicant]
CN 114627807A · 2022 [cited by applicant]
CN 114694586A · 2022 [cited by applicant]
JP 2007011214A · 2007 [cited by applicant]
JP 2019128447A · 2019 [cited by applicant]
KR 20090122119A · 2009 [cited by applicant]
KR 20130007214A · 2013 [cited by applicant]
KR 20170049778A · 2017 [cited by applicant]
WO 2019163402A1 · 2019 [cited by applicant]
WO 2020037767A1 · 2020 [cited by applicant]
First Non Final Office Action for U.S. Appl. No. 18/273,695, dated Mar. 1, 2024, 21 Pages. [cited by applicant]
First Office Action for Chinese Application No. 202110898658.9, dated Mar. 2, 2022, 10 Pages. [cited by applicant]
First Office Action for Chinese Application No. 202110897272.6, dated Aug. 3, 2022, 16 Pages. [cited by applicant]
International Search Report and Written Opinion for Application No. PCT/CN2022/106018, dated Oct. 10, 2022, 8 Pages. [cited by applicant]
International Search Report and Written Opinion for Application No. PCT/CN2022/106020, dated Sep. 27, 2022, 11 Pages. [cited by applicant]
International Search Report and Written Opinion for Application No. PCT/CN2022/105232, dated Sep. 27, 2022, 10 Pages. [cited by applicant]
International Search Report and Written Opinion for Application No. PCT/CN2022/105233, dated Sep. 23, 2022, 11 Pages. [cited by applicant]
International Search Report and Written Opinion for Application No. PCT/CN2022/104828, dated Sep. 19, 2022, 11 Pages. [cited by applicant]
First Office Action for U.S. Appl. No. 18/270,094, dated Aug. 12, 2024, 42 Pages. [cited by applicant]
First Office Action for U.S. Appl. No. 18/279,621, dated Jun. 25, 2024, 40 Pages. [cited by applicant]
First Office Action for Chinese Application No. 202110897319.9, dated Dec. 13, 2024, 20 Pages. [cited by applicant]
First Office Action for Chinese Application No. 202110898683.7, dated Nov. 22, 2024, 15 Pages. [cited by applicant]